Charge-Recovery LDPC Decoder

This paper presents a 576b LDPC decoder test-chip designed using a chargerecovery logic family. The chip has been fabricated in a 65nm CMOS process and relies on 16 integrated inductors to achieve energy-efficient operation by recovering charge from gate fanouts. When self-oscillating at 821MHz, the chip recovers 51.4% of the energy supplied to it. In terms of device count, this chip is more than an order of magnitude larger than the largest previously-reported chips with charge-recovery logic [3-4]. When operating at 821MHz, it achieves a 7.9Gb/s throughput at 7.3pJ/b/iteration, improving on results in [1-2,5] by at least 1.7× in energy efficiency and 2.3× in area efficiency.

[1]  Xiao Peng,et al.  A 115mW 1Gbps QC-LDPC decoder ASIC for WiMAX in 65nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[2]  Satoshi Goto,et al.  A 1pJ/cycle Processing Engine in LDPC application with charge recovery logic , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[3]  Shyh-Jye Jou,et al.  A 5.79-Gb/s Energy-Efficient Multirate LDPC Codec Chip for IEEE 802.15.3c Applications , 2012, IEEE Journal of Solid-State Circuits.

[4]  Marios C. Papaefthymiou,et al.  187 MHz Subthreshold-Supply Charge-Recovery FIR , 2010, IEEE Journal of Solid-State Circuits.

[5]  Xiaoyang Zeng,et al.  An 847–955 Mb/s 342–397 mW Dual-Path Fully-Overlapped QC-LDPC Decoder for WiMAX System in 0.13 $\mu$m CMOS , 2011, IEEE Journal of Solid-State Circuits.

[6]  Hiroyuki Kobayashi,et al.  A 10.4pJ/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.