A 16-Mb Toggle MRAM With Burst Modes

This paper describes a recently developed 16-Mb toggle magnetic random access memory (MRAM). It has 100-MHz burst modes that are compatible with a pseudo-SRAM even though the toggle cell requires reading and comparing sequences in write modes. To accelerate operating clock frequency, we propose a distributed-driver wide-swing current-mirror scheme, an interleaved and pipelined memory-array group activation scheme, and a noise-insulation switch scheme. These circuit schemes compensate the toggle cell timing overhead in write modes and maintain write-current precision that is essential for the wide operational margin of MRAMs. Because toggle cells are very resistant to write disturbance errors, we designed the 16-Mb MRAM to include a toggle MRAM cell. The MRAM was fabricated with 0.13-mum CMOS and 0.24-mum MRAM processes with five metal layers.

[1]  H. Hoenigschmid,et al.  A 16-Mb MRAM featuring bootstrapped write drivers , 2005, IEEE Journal of Solid-State Circuits.

[2]  N. Sakimura,et al.  MRAM-writing circuitry to compensate for thermal-variation of magnetization-reversal current , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[3]  H. Hoenigschmid,et al.  A 16Mb MRAM featuring bootstrapped write drivers , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[4]  Shuichi Tahara,et al.  Writing Circuitry for Toggle MRAM to Screen Intermittent Failure Mode , 2007, IEICE Trans. Electron..

[5]  S. Miura,et al.  Magnetic and Writing Properties of Clad Lines Used in a Toggle MRAM , 2006, IEEE Transactions on Magnetics.

[6]  M. Aoki,et al.  A novel voltage sensing 1T/2MTJ cell with resistance ratio for highly stable and scalable MRAM , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[7]  J. Otani,et al.  A 1.2V 1Mbit embedded MRAM core with folded bit-line array architecture , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[8]  M. Nakayama,et al.  A 16Mb MRAM with FORK Wiring Scheme and Burst Modes , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  A. Omair,et al.  A 4-Mb 0.18-/spl mu/m 1T1MTJ toggle MRAM with balanced three input sensing scheme and locally mirrored unidirectional write drivers , 2005, IEEE Journal of Solid-State Circuits.

[10]  Heinz Hoenigschmid,et al.  Signal-Margin-Screening for Multi-Mb MRAM , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.