Statistical modeling of inter-device correlations with BPV

The backward propagation of variance (BPV) technique for statistical modeling has proven to be efficient and effective in practice. In this paper we extend the BPV formalism to explicitly include modeling of the correlations between electrical performances. The new formulation is verified by applying it to two different MOSFET models and two different manufacturing technologies.

[1]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[2]  Marc Rocchi,et al.  Realistic statistical worst-case simulations of VLSI circuits , 1991 .

[3]  Hidetoshi Onodera,et al.  A systematic and physical application of multivariate statistics to MOSFET I-V models , 1999, 1999 4th International Workshop on Statistical Metrology (Cat. No.99TH8391).

[4]  S.S. Mahant-Shetti,et al.  Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits , 1985, IEEE Journal of Solid-State Circuits.

[5]  Colin C. McAndrew,et al.  Device Correlation: Modeling using Uncorrelated Parameters, Characterization Using Ratios and Differences , 2006 .

[6]  Colin C. McAndrew,et al.  Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Qiang Zhang,et al.  Worst-case analysis and statistical simulation of MOSFET devices based on parametric test data , 2001 .

[8]  Sani R. Nassif,et al.  Design for Manufacturability and Statistical Design - A Constructive Approach , 2007, Series on integrated circuits and systems.

[9]  V. Visvanathan,et al.  Statistical device models from worst case files and electrical test data , 1999 .

[10]  C. K. Chow.  Projection of circuit performance distributions by multivariate statistics , 1989 .

[11]  Asen Asenov,et al.  Combined sources of intrinsic parameter fluctuations in sub-25 nm generation UTB-SOI MOSFETs: A statistical simulation study , 2007 .

[12]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2003 .

[13]  M. A. Styblinski,et al.  Yield and variability optimization of integrated circuits , 1995 .

[14]  Alan Mathewson,et al.  Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design , 1994 .

[15]  Sani R. Nassif.  Modeling and forecasting of manufacturing variations , 2000, 2000 5th International Workshop on Statistical Metrology (Cat.No.00TH8489.

[16]  Costas J. Spanos,et al.  Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[17]  Ricardo Reis,et al.  Design of system on a chip: devices & components , 2004 .

[18]  G. Gildenblat,et al.  Benchmark Tests for MOSFET Compact Models With Application to the PSP Model , 2009, IEEE Transactions on Electron Devices.

[19]  Andrzej J. Strojwas,et al.  Statistical Simulation of the IC Manufacturing Process , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Naoki Wakita,et al.  Technology CAD based statistical simulation of MOSFETs , 2000 .

[21]  M. Rahman,et al.  Statistical methods for the estimation of process variation effects on circuit operation , 2005, IEEE Transactions on Electronics Packaging Manufacturing.

[22]  C. C. McAndrew.  Efficient statistical modeling for circuit simulation , 2004 .

[23]  G. Gildenblat,et al.  PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation , 2006, IEEE Transactions on Electron Devices.

[24]  Lawrence T. Pileggi,et al.  Quadratic Statistical $MAX$ Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  C. C. McAndrew,et al.  Efficient statistical BJT modeling, why /spl beta/ is more than I/sub c//I/sub b/ , 1997, Proceedings of the 1997 Bipolar/BiCMOS Circuits and Technology Meeting.

[26]  Xin Li,et al.  Statistical Modeling With the PSP MOSFET Model , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  W. Grabinski,et al.  RF distortion analysis with compact MOSFET models , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[28]  W. F. Davis,et al.  Statistical IC simulation based on independent wafer extracted process parameters and experimental designs , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.