What are the limiting parameters of deep-submicron MOSFETs for high frequency applications?

Parameters limiting the improvement of high frequency characteristics for deep submicron MOSFETs with the downscaling process of the channel gate length are analyzed experimentally and analytically. It is demonstrated that for MOSFETs with optimized source, drain and gate access, the degradation of the maximum oscillation frequency is mainly related to the increase of the parasitic feedback gate-to-drain capacitance and output conductance with the physical channel length reduction. Optimization of these internal parameters is needed to further improve the high frequency performance of ultra deep submicron MOSFETs.

[1]  Yuhua Cheng,et al.  High frequency characterization of gate resistance in RF MOSFETs , 2001, IEEE Electron Device Letters.

[2]  Jean-Pierre Colinge,et al.  Accurate Characterization of Silicon-On-Insulator MOSFETs for the Design of Low-Voltage, Low-Power RF Integrated Circuits , 2000 .

[3]  T. Iwamatsu,et al.  70 nm SOI-CMOS of 135 GHz f/sub max/ with dual offset-implanted source-drain extension structure for RF/analog and logic applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[4]  Y. Yamashita,et al.  High f/sub T/ 50-nm-gate lattice-matched InAlAs/InGaAs HEMTs , 2000, Conference Proceedings. 2000 International Conference on Indium Phosphide and Related Materials (Cat. No.00CH37107).

[5]  P. Ho,et al.  W-band high efficiency InP-based power HEMT with 600 GHz fmax , 1995 .

[6]  N. Fel,et al.  A New Approach for SOI Devices Small-Signal Parameters Extraction , 2000 .

[7]  M. Sherony,et al.  Suitability of Scaled SOI CMOS for High-Frequency Analog Circuits , 2002, 32nd European Solid-State Device Research Conference.

[8]  J. C. Hu,et al.  Salicides and alternative technologies for future ICs: Part 2 , 1999 .

[9]  Tetsuya Suemitsu,et al.  Highperformance 0.1μm gate enhancementmode inalas/ingaas hemt's using twostep recessed gate technology , 1999 .

[10]  S. C. Wang,et al.  W-band high efficiency InP-based power HEMT with 600 GHz f/sub max/ , 1995 .

[11]  T. Enoki,et al.  High-performance 0.1-/spl mu/m-gate enhancement-mode InAlAs/InGaAs HEMTs using two-step-recessed gate technology , 1998, Conference Proceedings. 1998 International Conference on Indium Phosphide and Related Materials (Cat. No.98CH36129).

[12]  R.M.D.A. Velghe,et al.  The RF Potential of High-performance 100nm CMOS Technology , 2002, 32nd European Solid-State Device Research Conference.

[13]  Y. Umeda,et al.  30-nm-gate InAlAs/InGaAs HEMTs lattice-matched to InP substrates , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[14]  J.M. Knecht,et al.  High-performance fully-depleted SOI RF CMOS , 2002, IEEE Electron Device Letters.

[15]  S. Mason.  Power Gain in Feedback Amplifier , 1954 .

[16]  S. Narasimha,et al.  High performance sub-40 nm CMOS devices on SOI for the 70 nm technology node , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[17]  N. Zamdmer,et al.  A 0.13-/spl mu/m SOI CMOS technology for low-power digital and RF applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[18]  D.B.M. Klaassen,et al.  A record high 150 GHz f/sub max/ realized at 0.18 /spl mu/m gate length in an industrial RF-CMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[19]  S. Hiyamizu,et al.  Novel asymmetric gate-recess engineering for sub-millimeter-wave InP-based HEMTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[20]  G. Tränkle,et al.  Metamorphic InAlAs/InGaAs HEMTs on GaAs substrates with composite channels and 350-GHzfmax with 160-GHzfT , 1996 .

[21]  Hiroshi Iwai,et al.  Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS , 2001 .