Memory Technologies for Mobile Era

For last three decades, semiconductor memory business has greatly grown due to the tremendous progress of electronic data processing (EDP) mainly led by outstanding evolution of PC technology. Recently, various mobile appliances such as hand-held phone, DCS, and MP3 drive new growth of semiconductor memory, which results in unprecedented demand of non-volatile memories, especially mass storage NAND flash. The mobile appliances which aim for smaller and lighter products while improving the performance under ever-increased demand of longer battery lifetime impose different requirements on the semiconductor memories. The newly defined requirements along with short life cycle and customer orientation of mobile products transform the memory semiconductor from standard data storage memory to diverse solution memory. It is predicted that this trend is magnified in the future memory market. In this paper, discussion about the technology trend of memory semiconductor in the mobile era and also the memory technology required satisfying the mobile appliances

[1]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[2]  Kinam Kim,et al.  DRAM technology perspective for gigabit era , 1998 .

[3]  Joo-Tae Moon,et al.  8 Gb MLC (multi-level cell) NAND flash memory using 63 nm process technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  U-In Chung,et al.  High speed and nonvolatile Si nanocrystal memory for scaled flash technology using highly field-sensitive tunnel barrier , 2003, IEEE International Electron Devices Meeting 2003.

[5]  Kinam Kim,et al.  The revolutionary and truly 3-dimensional 25F/sup 2/ SRAM technology with the smallest S/sup 3/ ( stacked single-crystal Si) cell, 0.16um/sup 2/, and SSTFT (atacked single-crystal thin film transistor) for ultra high density SRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[6]  G.H. Koh,et al.  Future memory technology including emerging new memories , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).

[7]  D. Kim,et al.  The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm feature size and beyond , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[8]  Kinam Kim,et al.  Highly reliable 50nm contact cell technology for 256Mb PRAM , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[9]  Kinam Kim,et al.  A novel SONOS structure of SiO/sub 2//SiN/Al/sub 2/O/sub 3/ with TaN metal gate for multi-giga bit flash memories , 2003, IEEE International Electron Devices Meeting 2003.

[10]  Hyungtak Kim,et al.  70nm DRAM technology for DDR-3 application , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[11]  Kinam Kim,et al.  Robust memory cell capacitor using multi-stack storage node for high performance in 90 nm technology and beyond , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).