A network monitor based dynamic routing scheme for Network on Chip

To solve the problems of congestion and fault tolerance for global communication management in Network on Chip (NoC), a novel dynamic routing scheme base on network monitor called DyRS-NM, is proposed for NoC application. DyRS-NM has the ability to locate dynamic congested or faulty links to detour them based on the overall network status values collected by network monitor, and also can balance the traffic across the links in the whole network to decrease the probability of congestion. Experimental results with a MPEG4 decoder application mapped onto NoC architecture show that our proposed scheme can achieve better performance than both static and dynamic XY routing with acceptable additional cost.

[1]  Jeong-Gun Lee,et al.  Implications of Rent's Rule for NoC Design and Its Fault-Tolerance , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[2]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[3]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[4]  Mahmut T. Kandemir,et al.  Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.

[5]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[6]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[7]  Michael Welzl,et al.  A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip , 2007, Fourth International Conference on Information Technology (ITNG'07).

[8]  Radu Marculescu,et al.  Towards on-chip fault-tolerant communication , 2003, ASP-DAC '03.

[9]  Ge Fen,et al.  A minimum-path mapping algorithm for 2D mesh Network on Chip architecture , 2008, APCCAS 2008.

[10]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[11]  Amir Hosseini,et al.  A fault-aware dynamic routing algorithm for on-chip networks , 2008, 2008 IEEE International Symposium on Circuits and Systems.