An efficient and effective methodology on the multiple fault diagnosis

In this paper, we analyze failing circuits and propose a multiple-fault diagnosis approach. Our methodology has been validated experimentally and has proved to be highly efficient and effective in diagnosing multiple faults. We do not consider the multiple-fault behavior explicitly, but rather use an incremental simulation-based approach to diagnose failures one at a time. Furthermore, to improve the diagnosability, we propose a failing-primary-output partitioning algorithm. Experimental results show that our approach has approximately linear time complexity, and it achieves high diagnosability and resolution. Our approach has also been validated on data collected from manufactured chips. The diagnosis time is within minutes for real industrial chips that failed because of multiple faults.

[1]  Janak H. Patel,et al.  New Techniques for Deterministic Test Pattern Generation , 1999, J. Electron. Test..

[2]  Venkatram Krishnaswamy,et al.  A study of bridging defect probabilities on a Pentium (TM) 4 CPU , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[3]  Ibrahim N. Hajj,et al.  Diagnosis and correction of multiple logic design errors in digital circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Leendert M. Huisman,et al.  Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Ibrahim N. Hajj,et al.  A fast algorithm for locating and correcting simple design errors in VLSI digital circuits , 1997, Proceedings Great Lakes Symposium on VLSI.

[6]  Hiroshi Takahashi,et al.  On diagnosing multiple stuck-at faults using multiple and singlefault simulation in combinational circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[8]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Andreas G. Veneris,et al.  Incremental diagnosis and correction of multiple faults and errors , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Hiroshi Takahashi,et al.  Enhancing multiple fault diagnosis in combinational circuits based on sensitized paths and EB testing , 1995, Proceedings of the Fourth Asian Test Symposium.

[11]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[12]  Edward J. McCluskey,et al.  Diagnosis of sequence-dependent chips , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[13]  Ibrahim N. Hajj,et al.  Design error diagnosis and correction via test vector simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Irith Pomeranz,et al.  On correction of multiple design errors , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  W. Kent Fuchs,et al.  A deductive technique for diagnosis of bridging faults , 1997, ICCAD 1997.

[16]  D. I. Cheng,et al.  ErrorTracer: a fault simulation-based approach to design error diagnosis , 1997, Proceedings International Test Conference 1997.

[17]  Ibrahim N. Hajj,et al.  Multiple design error diagnosis and correction in digital VLSI circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[18]  Kenneth R. Bowden,et al.  The Modern Fault Dictionary , 1985, ITC.

[19]  Shi-Yu Huang.  On improving the accuracy of multiple defect diagnosis , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[20]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[21]  M. Fujita,et al.  Multiple error diagnosis based on Xlists , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[22]  Srikanth Venkataraman,et al.  Poirot: Applications of a Logic Fault Diagnosis Tool , 2001, IEEE Des. Test Comput..