Auditor Product and Controller Synthesis for Nondeterministic Transition Systems With Practical LTL Specifications

Controller design for continuous systems with linear temporal logic (LTL) specifications is a computationally intensive task. Abstracting a discrete transition system from a real-world continuous-state system often results in a state machine with a large number of states and nondeterministic transitions. This makes controller synthesis for LTL specifications difficult specially when the design specification is lengthy. To reduce the complexity, we consider the specifications that are in the conjunctive form of practical LTL patterns. We use <italic>auditor product</italic> to incrementally restrict the system to satisfy the safety part of each subspecification. The control strategy, that satisfies the liveness part is then calculated by solving a generalized Buchi game on the result of the auditor product of the discrete transition system with all subspecifications. This approach has the same worst case computational complexity as <inline-formula><tex-math notation="LaTeX">$\text{GR}(1)$</tex-math></inline-formula> synthesis, but avoids some of the fundamental limitations involved with <inline-formula><tex-math notation="LaTeX">$Assumption \Rightarrow Guarantee$</tex-math></inline-formula> formulation of the problem.

[1]  Orna Kupferman,et al.  The Blowup in Translating LTL to Deterministic Automata , 2010, MoChArt.

[2]  Jun Liu,et al.  Robust Abstractions for Control Synthesis: Completeness via Robustness for Linear-Time Properties , 2017, HSCC.

[3]  Amir Pnueli,et al.  Revisiting Synthesis of GR(1) Specifications , 2010, Haifa Verification Conference.

[4]  Fabio Somenzi,et al.  Safety first: A two-stage algorithm for LTL games , 2009, 2009 Formal Methods in Computer-Aided Design.

[5]  Alexandre Duret-Lutz,et al.  Spot 2 . 0 — a framework for LTL and ω-automata manipulation , 2016 .

[6]  Jun Liu,et al.  Finite abstractions with robustness margins for temporal logic-based control synthesis , 2016 .

[7]  Rüdiger Ehlers,et al.  How to Handle Assumptions in Synthesis , 2014, SYNT.

[8]  Manuel Mazo,et al.  Symbolic Models for Nonlinear Control Systems Without Stability Assumptions , 2010, IEEE Transactions on Automatic Control.

[9]  Krishnendu Chatterjee,et al.  Conditionally Optimal Algorithms for Generalized Büchi Games , 2016, MFCS.

[10]  Majid Zamani,et al.  SCOTS: A Tool for the Synthesis of Symbolic Controllers , 2016, HSCC.

[11]  Amir Pnueli,et al.  On the synthesis of a reactive module , 1989, POPL '89.

[12]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[13]  Bowen Alpern,et al.  Recognizing safety and liveness , 2005, Distributed Computing.

[14]  George S. Avrunin,et al.  Patterns in property specifications for finite-state verification , 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002).

[15]  Calin Belta,et al.  Formal synthesis of control strategies for dynamical systems , 2016, 2016 IEEE 55th Conference on Decision and Control (CDC).

[16]  Thomas Wilke,et al.  Automata logics, and infinite games: a guide to current research , 2002 .

[17]  Ufuk Topcu,et al.  TuLiP: a software toolbox for receding horizon temporal logic planning , 2011, HSCC '11.

[18]  Orna Kupferman,et al.  Safraless Compositional Synthesis , 2006, CAV.

[19]  Yinan Li,et al.  ROCS: A Robustly Complete Control Synthesis Tool for Nonlinear Dynamical Systems , 2018, HSCC.

[20]  Amir Pnueli,et al.  Synthesis of Reactive(1) designs , 2006, J. Comput. Syst. Sci..

[21]  Jan Oliver Ringert,et al.  GR(1) synthesis for LTL specification patterns , 2015, ESEC/SIGSOFT FSE.

[22]  Paulo Tabuada,et al.  Approximately bisimilar symbolic models for nonlinear control systems , 2007, Autom..

[23]  Calin Belta,et al.  Temporal Logic Control of Discrete-Time Piecewise Affine Systems , 2012, IEEE Transactions on Automatic Control.

[24]  Rüdiger Ehlers,et al.  Minimising Deterministic Büchi Automata Precisely Using SAT Solving , 2010, SAT.

[25]  S. Lafortune Supervisory Control Of Discrete Event Systems , 2011 .

[26]  Jan Oliver Ringert,et al.  On well-separation of GR(1) specifications , 2016, SIGSOFT FSE.

[27]  Christel Baier,et al.  On-the-Fly Stuttering in the Construction of Deterministic ω-Automata , 2007 .