Design of a dynamic frequency compensation low dropout voltage regulator with buffer impedance attenuation

This paper presents a low-drop (LDO) linear regulator with buffer impedance attenuation (BIA) for frequency compensation. This novel proposed LDO take advantage of the dynamically-biased shunt feedback in the buffer stage, which could lower its output resistance for driving the pass device to achieve fast response. Implemented in 0.35μm CMOS process, the LDO dissipates 184μA quiescent current and is able to deliver up to 100mA load current. With a 2.3μF output capacitance, the maximum transient-output variation is 25mV with full-load step change of 100mA. The proposed circuit will find application in the battery-powered portable devices.

[1]  Dian Zhou,et al.  A Low-Dropout Regulator with Low ESR, Low Line Regulation and High Currency Efficiency Using Low Output-Resistance Voltage Buffer , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[2]  Jungsu Choi,et al.  Design of LDO linear regulator with ultra low-output impedance buffer , 2009, 2009 International SoC Design Conference (ISOCC).

[3]  Zhongwei Li,et al.  The Analysis of LDO and the Stability of Loop Compensation , 2010, 2010 International Conference on Electrical and Control Engineering.

[4]  Xing Zhang,et al.  A fast-response low-dropout regulator based on power-efficient low-voltage buffer , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[5]  Chao Chen,et al.  Erratum for ‘150 mA LDO with self-adjusting frequency compensation scheme’ , 2011 .

[6]  Chao Chen,et al.  150 mA LDO with self-adjusting frequency compensation scheme , 2011 .