Energy and performance analysis of mapping parallel multi-threaded tasks for an on-chip multi-processor system

Multiprocessor systems offer superior performance and potentially better energy-reduction than single-processor systems. It all depends, however, on how well the application can be mapped onto the architecture. Indeed, a careful tradeoff of energy and performance requires a thorough understanding of the energy consumption pattern of the application across the architecture. We develop a simulation platform, MultiPo-Sim, which returns the cycle-accurate performance and energy consumption of a multiprocessor system, for both hardware components and software primitives. On the hardware level, energy scaling techniques can be modeled and each processing core can operate at different energy modes. MultiPo-Sim achieves 331K cycles per second simulation speed for a four-processor system on a 3GHz, 512MByte Fedora-2 PC. On the software level, data parallelizing and task parallelizing are two common models of multi-thread programming. By using MultiPo-Sim, we show that they show different energy and performance characteristics when mapping onto a multi-processor system.

[1]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[2]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Luca Benini,et al.  Cycle-accurate power analysis for multiprocessor systems-on-a-chip , 2004, GLSVLSI '04.

[4]  Kunle Olukotun,et al.  A Single-Chip Multiprocessor , 1997, Computer.

[5]  Johan A. Pouwelse,et al.  Application-directed voltage scaling , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Ingrid Verbauwhede,et al.  A compact and efficient fingerprint verification system for secure embedded devices , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.