Energy and performance analysis of mapping parallel multi-threaded tasks for an on-chip multi-processor system
暂无分享,去创建一个
[1] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[2] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Luca Benini,et al. Cycle-accurate power analysis for multiprocessor systems-on-a-chip , 2004, GLSVLSI '04.
[4] Kunle Olukotun,et al. A Single-Chip Multiprocessor , 1997, Computer.
[5] Johan A. Pouwelse,et al. Application-directed voltage scaling , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[6] Ingrid Verbauwhede,et al. A compact and efficient fingerprint verification system for secure embedded devices , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.