A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer

The high phase noise of ring oscillators has generally discouraged their use in RF synthesis. This paper introduces an integer-N synthesizer that employs a type-I loop to achieve a wide bandwidth, allowing the use of ring oscillators, and a master-slave sampling loop filter along with harmonic traps to suppress spurs. A 2.4 GHz prototype fabricated in 45 nm digital CMOS technology provides a loop bandwidth of 10 MHz and a spur level of -65 dBc. The phase noise is -114 dBc/Hz at 1 MHz offset.

[1]  Shen-Iuan Liu,et al.  A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems , 2008, IEEE Journal of Solid-State Circuits.

[2]  M.H. Perrott,et al.  A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise , 2006, IEEE Journal of Solid-State Circuits.

[3]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[4]  M. Berroth,et al.  CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[5]  V. Boccuzzi,et al.  A 3.5-GHz PLL for fast low-IF/zero-IF LO switching in an 802.11 transceiver , 2005, IEEE Journal of Solid-State Circuits.

[6]  C.S. Vaucher,et al.  An adaptive PLL tuning system architecture combining high spectral purity and fast settling time , 2000, IEEE Journal of Solid-State Circuits.

[7]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[8]  Yuka Kobayashi,et al.  A digitally stabilized type-III PLL using ring VCO with 1.01psrms integrated jitter in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  Ahmad Mirzaei,et al.  A Cancellation Technique for Reciprocal-Mixing Caused by Phase Noise and Spurs , 2013, IEEE Journal of Solid-State Circuits.

[10]  Ping-Ying Wang,et al.  15.3 A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  Edgar Sánchez-Sinencio,et al.  A Spur-Frequency-Boosting PLL With a −74 dBc Reference-Spur Suppression in 90 nm Digital CMOS , 2013, IEEE Journal of Solid-State Circuits.

[12]  Po-Chun Huang,et al.  21.2 A 2.3GHz fractional-N dividerless phase-locked loop with −112dBc/Hz in-band phase noise , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[13]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[15]  Shouli Yan,et al.  A 0.4 ps-RMS-Jitter 1–3 GHz Ring-Oscillator PLL Using Phase-Noise Preamplification , 2008, IEEE Journal of Solid-State Circuits.

[16]  Behzad Razavi,et al.  Relation Between Delay Line Phase Noise and Ring Oscillator Phase Noise , 2014, IEEE Journal of Solid-State Circuits.