Adaptive voting for fault (VFF) node scheme for distributed self-diagnosis

Distributed self-diagnosis has long been proposed to efficiently test multiprocessor and array based systems. Such an approach is also now being considered for testing integrated circuit wafers containing identical circuits. Here the testing is based on a majority voting on the test results from neighboring nodes. The authors identify that the voting for faulty node (VFF) always performs better than the voting for good node (VFG), irrespective of the number of voting cells and fault rate. Based on the VFF approach, an approach to find the optimal number of tests allowing the most accurate test results is proposed. The authors also introduce an adaptive voting scheme by which the time overhead of the traditional voting schemes can be significantly reduced.

[1]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.

[2]  Miroslaw Malek,et al.  FAULT DIAGNOSIS OF LINEAR PROCESSOR ARRAYS , 1989 .

[3]  Che-Liang Yang,et al.  On Fault Isolation and Identification in t1/t1-Diagnosable Systems , 1986, IEEE Transactions on Computers.

[4]  M MassonGerald,et al.  On Fault Isolation and Identification in t1/t1-Diagnosable Systems , 1986 .

[5]  Fabrizio Lombardi,et al.  On an improved design approach for C-testable orthogonal iterative arrays , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kang G. Shin,et al.  Optimal multiple syndrome probabilistic diagnosis , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[7]  Gerald M. Masson,et al.  An 0(n2.5) Fault Identification Algorithm for Diagnosable Systems , 1984, IEEE Transactions on Computers.

[8]  Douglas M. Blough,et al.  Fault diagnosis for sparsely interconnected multiprocessor systems , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[9]  Sampath Rangarajan,et al.  Built-In Testing of Integrated Circuit Wafers , 1990, IEEE Trans. Computers.

[10]  Miroslaw Malek,et al.  A comparison connection assignment for diagnosis of multiprocessor systems , 1980, ISCA '80.

[11]  K. H. Kim,et al.  Diagnosabilities of Hypercubes Under the Pessimistic One-Step Diagnosis Strategy , 1991, IEEE Trans. Computers.

[12]  Vinod K. Agarwal,et al.  Distributed Diagnosis Algorithms for Regular Interconnected Structures , 1992, IEEE Trans. Computers.

[13]  Stephen Y. H. Su,et al.  Distributed self-diagnosis of VLSI mesh array processors , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.

[14]  James R. Armstrong,et al.  Fault Diagnosis in a Boolean n Cube Array of Microprocessors , 1981, IEEE Transactions on Computers.

[15]  Vinod K. Agarwal,et al.  A Generalized Theory for System Level Diagnosis , 1987, IEEE Transactions on Computers.

[16]  Sudhakar M. Reddy,et al.  Distributed fault-tolerance for large multiprocessor systems , 1980, ISCA '80.

[17]  Abhijit Chatterjee,et al.  On the C-Testability of Generalized Counters , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  GERNOT METZE,et al.  On the Connection Assignment Problem of Diagnosable Systems , 1967, IEEE Trans. Electron. Comput..

[19]  Larry L. Kinney,et al.  C-Testability of Two-Dimensional Iterative Arrays , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.