Memory Access for High-Performance Hologram Generation Hardware

In this paper we analysis for in out signal by previous study and implement virtual master that generate CGH processor signals. Also, we propose memory address mapping. By constructing the system model of our method and by analyzing the latencies according to the memory access methods in a system including our model and several other models, the low-latency memory access method has been obtained. The proposed method is reduce number of activation in DRAM.

[1]  Tae-Jin Kim,et al.  Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC) , 2010, Microprocess. Microsystems.

[2]  Yasuyuki Ichihashi,et al.  Fast calculation of computer-generated-hologram on AMD HD5000 series GPU and OpenCL. , 2010, Optics express.

[3]  Camel Tanougast,et al.  CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs , 2009, Microprocess. Microsystems.

[4]  Yu Hen Hu,et al.  A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Takashi Tanaka,et al.  Computer generated holography using a graphics processing unit. , 2006, Optics express.

[6]  Alex Doboli,et al.  Non-commercial Research and Educational Use including without Limitation Use in Instruction at Your Institution, Sending It to Specific Colleagues That You Know, and Providing a Copy to Your Institution's Administrator. All Other Uses, Reproduction and Distribution, including without Limitation Comm , 2022 .

[7]  Marcus Magnor,et al.  Computer generated holography using parallel commodity graphics hardware. , 2006, Optics express.

[8]  T. Motoki,et al.  Present status of three-dimensional television research , 1995, Proc. IEEE.

[9]  Vincent John Mooney,et al.  Automated bus generation for multiprocessor SoC design , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Evangeline F. Y. Young,et al.  Bus Matrix Synthesis Based on Steiner Graphs for Power Efficient System-on-Chip Communications , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Ya-Shu Chen,et al.  Multi-layer bus minimization for SoC , 2010, J. Syst. Softw..

[12]  Yasuyuki Ichihashi,et al.  HORN-6 special-purpose clustered computing system for electroholography. , 2009, Optics express.

[13]  Yeo-Chan Yoon,et al.  Communication-aware task assignment algorithm for MPSoC using shared memory , 2010, J. Syst. Archit..

[14]  Benjamin J. Keele,et al.  Cambridge University Press v. Georgia State University , 2016 .

[15]  Rami G. Melhem,et al.  Codesign of NoC and Cache Organization for Reducing Access Latency in Chip Multiprocessors , 2012, IEEE Transactions on Parallel and Distributed Systems.

[16]  Chung J. Kuo,et al.  Three-dimensional Holographic Imaging , 2002 .

[17]  Kiyoung Choi,et al.  Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Tomoyoshi Ito,et al.  An efficient computational method suitable for hardware of computer-generated hologram with phase computation by addition , 2001 .

[19]  Mark E. Lucente,et al.  Interactive computation of holograms using a look-up table , 1993, J. Electronic Imaging.

[20]  Ridwan Bin Adrian Tanjung,et al.  Fast CGH computation using S-LUT on GPU. , 2009, Optics express.

[21]  Nikil D. Dutt,et al.  CAPPS: A Framework for Power–Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Tarek A. El-Ghazawi,et al.  Performance evaluation and design tradeoffs of on-chip interconnect architectures , 2011, Simul. Model. Pract. Theory.

[23]  Ji-Sang Yoo,et al.  Hardware architecture of high-performance digital hologram generator on the basis of a pixel-by-pixel calculation scheme. , 2012, Applied optics.

[24]  Cheng-Kok Koh,et al.  SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips , 2007, IEEE Trans. Very Large Scale Integr. Syst..

[25]  W. Marsden.  I and J , 2012 .

[26]  Sheqin Dong,et al.  Multi-bend bus-driven floorplanning considering fixed-outline constraints , 2013, Integr..

[27]  Nikil Dutt,et al.  FABSYN: floorplan-aware bus architecture synthesis , 2006 .

[28]  Ji-Sang Yoo,et al.  A New Parallelizing Algorithm and Cell-based Hardware Architecture for High-speed Generation of Digital Hologram , 2011 .

[29]  Tomoyoshi Ito,et al.  Special-purpose computer HORN-5 for a real-time electroholography. , 2005, Optics express.

[30]  Cheng-Kok Koh,et al.  SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips , 2003, ICCAD.

[31]  P. Hariharan,et al.  Basics of Holography , 1991 .

[32]  Jian-Wen Dong,et al.  High-speed full analytical holographic computations for true-life scenes. , 2010, Optics express.

[33]  Hiroshi Yoshikawa,et al.  Fast Computation of Fresnel Holograms Employing Difference , 2000, Electronic Imaging.

[34]  Chifeng Wang,et al.  Area and power-efficient innovative congestion-aware Network-on-Chip architecture , 2011, J. Syst. Archit..

[35]  Ji-Sang Yoo,et al.  An architecture of a high-speed digital hologram generator based on FPGA , 2010, J. Syst. Archit..