Architecture of a Parallel Multiple-Valued Arithmetic VLSI Processor Using Adder-Based Processing Elements (Special Issue on Multiple-Valued Integrated Circuits)