This paper introduces a reconfigurable computing technique for encryption processing. Reconfigurable computing (RC) is capable of accelerating the information processing using dynamic reconfiguration of field programmable gate arrays (FPGAs). Dividing the target problems into hardware and software processing appropriately, the computation time will become much faster. A fast and flexible encryption technique is required on the Internet. An encryption technique generally consumes computational power and needs specific hardware for feasible use. Specific hardware is not capable of changing its architecture to adapt to new functionality. RC is suitable for this purpose. We implemented an RC system on an FPGA board. To examine the feasibility of this system, we apply it to encryption processing.
[1]
Mitsuru Matsui,et al.
New Structure of Block Ciphers with Provable Security against Differential and Linear Cryptanalysis
,
1996,
FSE.
[2]
Kazuo Ohta,et al.
E2 - A new 128-bit block cipher
,
2000
.
[3]
Brad L. Hutchings,et al.
A dynamic instruction set computer
,
1995,
Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[4]
M. Vasilko,et al.
RIFLE-62: a flexible environment for prototyping dynamically reconfigurable systems
,
1998,
Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237).
[5]
Eli Biham,et al.
Differential Cryptanalysis of the Full 16-Round DES
,
1992,
CRYPTO.