A dynamic energy recycling logic family for ultra-low-power gigascale integration (GSI)

A novel quasi-adiabatic, precharge-evaluate logic family, Dynamic Adiabatic MOS (DAMOS), is proposed. Wave-pipelined DAMOS inverter chain datapaths in a 0.25 /spl mu/m, 2.5 V CMOS device technology are shown to successfully recycle 73% and 89% of the energy available from the power-clock in high-performance (200 MHz) and fixed-throughput (10 MHz) applications, respectively. DAMOS offers significantly smaller energy dissipation and device count per gate compared to previously reported dynamic quasi-adiabatic (but irreversible) logic families. Computational energy and power of a wave-pipelined DAMOS inverter chain (excluding dissipations in the power-clock generator) are 83% to 93% smaller than that consumed by its conventional Domino CMOS counterpart (excluding dissipations in the clock drivers) at identical operational throughputs. In addition, DAMOS provides one to three orders of magnitude reduction in peak power compared to Domino logic, indicating significant relaxation of electrical stress in both devices and interconnections. Novel high-efficiency power-clock generation techniques must be pursued to fully exploit the large computational energy efficiency of quasi-adiabatic logic in general and of DAMOS in particular.

[1]  J.D. Meindl,et al.  Complementary adiabatic and fully adiabatic MOS logic families for gigascale integration , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Ih-Chin Chen,et al.  A device design study of 0.25 /spl mu/m gate length CMOS for 1 V low power applications , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[3]  J. Burr,et al.  Cryogenic ultra low power CMOS , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[4]  Deog-Kyoon Jeong,et al.  Efficient charge recovery logic , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[5]  Thomas F. Knight,et al.  Non-dissipative rail drivers for adiabatic circuits , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[6]  Mark Horowitz,et al.  Evaluation of charge recovery circuits and adiabatic switching for low power CMOS design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[7]  A. Kramer,et al.  Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[8]  M. Schlecht,et al.  Power Dissipation Measurements on Recovered Energy Logic , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[9]  Anantha P. Chandrakasan,et al.  A low power chipset for portable multimedia applications , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[10]  J. Shott,et al.  A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[11]  Lars Svensson,et al.  Adiabatic Charging Without Inductors , 1994 .

[12]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[13]  Dragan Maksimovic,et al.  A MOS gate drive with resonant transitions , 1991, PESC '91 Record 22nd Annual IEEE Power Electronics Specialists Conference.

[14]  Sven Mattisson,et al.  Hot Clock nMOS , 1985 .