A new architecture of programmable digital vision chip

In this paper we propose a new architecture of digital vision chip, in which photo detectors and parallel processing elements designed in digital circuits are integrated together. In this architecture, the function to join several PEs is introduced and summation is calculated at high speed. Also, some sample algorithms and a 64/spl times/64 pixels prototype chip we developed will be described.

[1]  Masatoshi Ishikawa,et al.  Target tracking algorithm for 1 ms visual feedback system using massively parallel processing , 1996, Proceedings of IEEE International Conference on Robotics and Automation.

[2]  Masatoshi Ishikawa,et al.  Vision chip architecture using general-purpose processing elements for 1 ms vision system , 1997, Proceedings Fourth IEEE International Workshop on Computer Architecture for Machine Perception. CAMP'97.

[3]  Francis Devos,et al.  A programmable artificial retina , 1993 .

[4]  Masatoshi Ishikawa,et al.  High Speed Vision System Using Massively Parallel Processing , 1992, Proceedings of the IEEE/RSJ International Conference on Intelligent Robots and Systems.

[5]  Hiromasa Oku,et al.  Tracking a protozoon using high-speed visual feedback , 2000, 1st Annual International IEEE-EMBS Special Topic Conference on Microtechnologies in Medicine and Biology. Proceedings (Cat. No.00EX451).

[6]  Akio Namiki,et al.  1-ms sensory-motor fusion system , 2000 .

[7]  M. Ishikawa,et al.  Digital vision chips and high-speed vision systems , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[8]  M. Ishikawa,et al.  A CMOS vision chip with SIMD processing element array for 1 ms image processing , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Jan-Erik Eklund,et al.  VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Masatoshi Ishikawa.  1ms VLSI vision chip system and its applications , 1998, Proceedings Third IEEE International Conference on Automatic Face and Gesture Recognition.