A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array

A 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for biomedical applications is presented. The proposed SAR ADC achieves rail-to-rail input range and low power consumption. A Digital-to-Analog Converter (DAC) using C-2C capacitor array and dynamic comparator is used for low power consumption. It is realized in 0.18 mum standard CMOS technology. This ADC has signal to noise and distortion ratios (SNDR) of 53.8dB for 1.5 V supply voltage. It consumes 13.4 muW at sampling rates of 137 kS/s.

[1]  A.P. Chandrakasan,et al.  A 25/spl mu/W 100kS/s 12b ADC for wireless micro-sensor applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  E.K.F. Lee,et al.  A 1-V, 8-bit successive approximation ADC in standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[3]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[4]  G. Nicollini,et al.  A 2.7mW 1MSps 10b analog-to-digital converter with built-in reference buffer and 1LSB accuracy programmable input ranges , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[5]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[6]  Hoon-Ju Chung,et al.  C-2C digital-to-analogue converter on insulator , 1999 .