2-D Separable discrete Hartley transform architecture for efficient FPGA resource

Discrete cosine transform (DCT) is usually used in JPEG based image transform coding. This paper presents separable 2-D discrete Hartley transform (SDHT) and its Distributed Arithmetic (DA) based hardware architecture as an alternate to DCT in transform based coding of image compression. The proposed DA architecture for 1-D DHT has very less computations as compared to existing 1-D DCT. The proposed DHT architecture implemented in FPGA indicates a significant hardware savings as compared to FPGA resources used in an efficient memory based DA approach. The additional advantage of SDHT is that its inverse transform is same as forward transform with a constant division. This is demonstrated through a Xilinx FPGA XC2VP30 device.

[1]  R. Bracewell,et al.  Fast two-dimensional Hartley transform , 1986, Proceedings of the IEEE.

[2]  Layne T. Watson,et al.  A Gaussian derivative based version of JPEG for image compression and decompression , 1995, IEEE Trans. Image Process..

[3]  Gregory K. Wallace,et al.  The JPEG still picture compression standard , 1991, CACM.

[4]  Chaitali Chakrabarti,et al.  Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition , 1990, IEEE Trans. Computers.

[5]  A. Amira.  An FPGA based system for discrete Hartley transforms , 2003 .

[6]  Narayanan Vijaykrishnan,et al.  FPGA Architecture for 2D Discrete Fourier Transform Based on 2D Decomposition for Large-sized Data , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[7]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[8]  Hortensia Mecha,et al.  3D FPGA resource management and fragmentation metric for hardware multitasking , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[9]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[10]  Uwe Meyer-Baese,et al.  Digital Signal Processing with Field Programmable Gate Arrays , 2001 .

[11]  Jean-Yves Fourniols,et al.  Stereo Vision Algorithm Implementation in FPGA Using Census Transform for Effective Resource Optimization , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[12]  Liang Tao,et al.  Fast Parallel Approach for 2-D DHT-Based Real-Valued Discrete Gabor Transform , 2009, IEEE Transactions on Image Processing.

[13]  K. Mahapatra,et al.  DHT Based JPEG Image Compression Using a Novel Energy Quantization Method , 2006, 2006 IEEE International Conference on Industrial Technology.

[14]  Andrew B. Watson,et al.  Separable two-dimensional discrete Hartley transform , 1986 .

[15]  Ashraf S. Mahmoud,et al.  The use of Hartley transform in OCR with application to printed Arabic character recognition , 2009, Pattern Analysis and Applications.

[16]  Eric Andres,et al.  Discrete analytical Ridgelet transform , 2004, Signal Process..

[17]  Chih-Hsien Hsia,et al.  Improved Low-Complexity Algorithm for 2-D Integer Lifting-Based Discrete Wavelet Transform Using Symmetric Mask-Based Scheme , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[18]  Herman Agustiawan,et al.  Parallel Form of the Pipelined Intermediate Architecture for Two-dimensional Discrete Wavelet Transform , 2009 .

[19]  Neng-Chung Hu,et al.  Generalized discrete Hartley transforms , 1992, IEEE Trans. Signal Process..

[20]  Nagarajan Ranganathan,et al.  JAGUAR: a fully pipelined VLSI architecture for JPEG image compression standard , 1995, Proc. IEEE.

[21]  Dionisios N. Pnevmatikatos,et al.  A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[22]  Chao Wang,et al.  Area-efficient line-based two-dimensional discrete wavelet transform architecture without data buffer , 2009, 2009 IEEE International Conference on Multimedia and Expo.

[23]  Barruquer Moner.  IX. References , 1971 .

[24]  Manuel Blanco-Velasco,et al.  Efficient Source Coding in a Thresholding-based ECG Compressor using the Discrete Wavelet Transform , 2009, BIOSIGNALS.

[25]  Uwe Meyer-Baese,et al.  Digital Signal Processing with Field Programmable Gate Arrays with Cdrom , 2001 .

[26]  Zhang Xing,et al.  A 250MHz optimized distributed architecture of 2D 8x8 DCT , 2007, 2007 7th International Conference on ASIC.

[27]  Magdy A. Bayoumi,et al.  NEDA: a low-power high-performance DCT architecture , 2006, IEEE Transactions on Signal Processing.

[28]  Thambipillai Srikanthan,et al.  Scalable and modular memory-based systolic architectures for discrete Hartley transform , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Caiming Zhang,et al.  Fast 2-D 8×8 discrete cosine transform algorithm for image coding , 2009, Science in China Series F: Information Sciences.