A PRML read/write channel IC using analog signal processing for 200 Mb/s HDD

A PR4 read/write IC operating at 50-200 Mb/s while consuming 0.85 W is implemented in 0.5 /spl mu/m BiCMOS technology. The device integrates all of the read/write functions and, in addition, provides a servo demodulator and power management in a single 64-pin TQFP package. PR4 equalization is achieved via a continuous time filter and a 7-tap continuous time transversal equalizer using signed-signed least mean square adaptation.

[1]  Robert Andrew Kertis,et al.  A 16 MB/s PRML read/write data channel , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  C. Richard Johnson,et al.  Sign-sign LMS convergence with independent stochastic inputs , 1990, IEEE Trans. Inf. Theory.

[3]  Roy D. Cideciyan,et al.  A PRML System for Digital Magnetic Recording , 1992, IEEE J. Sel. Areas Commun..

[4]  H. Wallinga,et al.  A CMOS analog continuous-time delay line with adaptive delay-time control , 1988 .

[5]  Masaki Ishida,et al.  A 10-b 100-Msample/s pipelined subranging BiCMOS ADC , 1993 .

[6]  D. Browning,et al.  A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.