Equations for Estimating Wire Length in Various Types of 2-D and 3-D System Packaging Structures
暂无分享,去创建一个
Equations for estimating wire lengths in various types of two-dimensional (2-D) and three-dimensional (3-D) cell arrays are introduced'and applications of these equations are described. The singleplane packaging technique is compared with the stacked 2-D technique. The effect of increasing the number of edge connectors for Stacked 2-D designs is evaluated. Also the wire length in 3-D wafer computers is estimated.
[1] Tsuneyo Chiba. Impact of the LSI on High-Speed Computer Packaging , 1978, IEEE Transactions on Computers.
[2] Graham R. Nudd,et al. A Cellular VLSI Architecture , 1984, Computer.
[3] William E. Donath,et al. Placement and average interconnection lengths of computer logic , 1979 .
[4] Roy L. Russo,et al. On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.