Reliable system co-design: the FIR case study

This paper proposes a digital design methodology aiming at introducing certain degrees of reliability in case of hardware failures. Three main differences with respect to the traditional design methodologies for reliability are introduced: first, the peculiarities of the specification language are taken into account by exploiting the features of SystemC to introduce fault detection properties; second, different techniques are considered to determine the best cost/performance trade-off; third, the adoption of the desired reliability properties is carried out transparently to the designer. The three aspects together characterize the proposed approach, presented here through its application to a FIR circuit.

[1]  Dhiraj K. Pradhan,et al.  Fault-tolerant computing : theory and techniques , 1986 .

[2]  Jacob A. Abraham,et al.  Evaluation of integrated system-level checks for on-line error detection , 1996, Proceedings of IEEE International Computer Performance and Dependability Symposium.

[3]  D. Sciuto,et al.  An integrated design approach for self-checking FPGAs , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Massimo Violante,et al.  System safety through automatic high-level code transformations: an experimental evaluation , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  T. Reinhart,et al.  Applying checkers to improve the correctness and integrity of software [Air Force systems] , 2002, Proceedings. The 21st Digital Avionics Systems Conference.

[7]  Pedro Guerreiro.  Another mediocre assertion mechanism for C++ , 2000, Proceedings 33rd International Conference on Technology of Object-Oriented Languages and Systems TOOLS 33.

[8]  Manuel Blum,et al.  Software reliability via run-time result-checking , 1997, JACM.

[9]  Niraj K. Jha,et al.  COFTA : Hardware-Software Co-Synthesis of Heterogeneous Distributed Embedded Systems for Low Overhead Fault Tolerance , 1999 .

[10]  E. Grimpe,et al.  Object-oriented high level synthesis based on SystemC , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[11]  Trevor I. Dix,et al.  A framework for dynamic checks of C arrays via a C++ class , 1998, Proceedings 1998 Australian Software Engineering Conference (Cat. No.98EX233).

[12]  Niraj K. Jha,et al.  COFTA: hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance , 1997, Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing.

[13]  Suku Nair,et al.  Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection , 1999, IEEE Trans. Parallel Distributed Syst..

[14]  D. C. Shreve,et al.  Real-time checkers: built-in-test for mission-critical software , 1997, 16th DASC. AIAA/IEEE Digital Avionics Systems Conference. Reflections to the Future. Proceedings.

[15]  Donatella Sciuto,et al.  Reliability Properties Assessment at System Level: A Co-Design Framework , 2002 .

[16]  Frank Oppenheimer,et al.  Extending the SystemC synthesis subset by object-oriented features , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).