Novel dual layer floating gate structure as enabler of fully planar flash memory
暂无分享,去创建一个
Tom Schram | Malgorzata Jurczak | Pieter Blomme | Ingrid Debusschere | Maarten Rosmeulen | Steven Van Aerde | Antonio Cacciato | Jan Van Houdt | Christa Vrancken | M. Rosmeulen | T. Schram | M. Jurczak | M. Kostermans | I. Debusschere | J. van Houdt | C. Vrancken | P. Blomme | A. Cacciato | S. Van Aerde | Maarten Kostermans
[1] M. F. Beug,et al. Investigation of Program Saturation in Scaled Interpoly Dielectric Floating-Gate Memory Devices , 2009, IEEE Transactions on Electron Devices.
[2] Chenming Hu,et al. Bias polarity dependent effects of P+floating gate EEPROMs , 2004, IEEE Transactions on Electron Devices.
[3] Kang-Deog Suh,et al. Impact of floating gate dry etching on erase characteristics in NOR flash memory , 2002, IEEE Electron Device Letters.