Channel routing in Manhattan-diagonal model
暂无分享,去创建一个
[1] Jason Cong,et al. A layout modification approach to via minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Fabrizio Luccio,et al. A 2d channel router for the diagonal model , 1991, Integr..
[3] Alberto Sangiovanni-Vincentelli,et al. Chameleon: A New Multi-Layer Channel Router , 1986, DAC 1986.
[4] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[5] S. Sitharama Iyengar,et al. A general greedy channel routing algorithm , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] R.L. Rivest,et al. A "Greedy" Channel Router , 1982, 19th Design Automation Conference.
[7] Alberto L. Sangiovanni-Vincentelli,et al. A New Symbolic Channel Router: YACR2 , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Takeshi Yoshimura,et al. Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Ronald L. Rivest,et al. A "Greedy" Channel Router , 1982, DAC 1982.
[10] Sudebkumar Prasant Pal,et al. A general graph theoretic framework for multi-layer channel routing , 1995, Proceedings of the 8th International Conference on VLSI Design.
[11] Peter Robinson,et al. Channel routing by sorting , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Jason Cong,et al. A new approach to three- or four-layer channel routing , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] R. Pelavin,et al. Hierarchical channel router , 1988, 25 years of DAC.
[14] Sudebkumar Prasant Pal,et al. Computing area and wire length efficient routes for channels , 1995, Proceedings of the 8th International Conference on VLSI Design.
[15] Fabrizio Luccio,et al. Channel routing for strictly multiterminal nets , 1989, Integr..
[16] Fabrizio Luccio,et al. Routing in Times Square Mode , 1990, Inf. Process. Lett..