Input–Output Standard-Based Energy Efficient UART Design on 90 nm FPGA

This paper illustrates the behavior of the UART in response to the various I/O standards. Research has been carried out to find out the most ideal standard for UART design which would thereby minimize the losses. Increase in power is seen as the frequency and capacitance for a standard are increased. When a relative analysis is done for the different I/O standards, it has been found out that LVCMOS18 consumes the least power and hence is the most efficient I/O standard for the UART design. Increment in power consumption has been observed within a percentage of 99.73–40% for a capacitance of 5 pF and 99.64–54.54% for a capacitance value of 50 pF. XILINX software and Verilog Hardware Description Language have been used for this purpose. The behavior for various standards has been studied to get the most energy-efficient design for the UART. This would help in increasing the output from the UART, thereby proving to be a boon in the field of electronics where power consumption is a major issue.

[1]  B. Pandey,et al.  Output load capacitance based low power implementation of UART on FPGA , 2014, 2014 International Conference on Computer Communication and Informatics.

[2]  Bishwajeet Pandey,et al.  IO standard based energy efficient ALU design and implementation on 28nm FPGA , 2013, 2013 Annual IEEE India Conference (INDICON).

[3]  B. Pandey,et al.  Simulation of voltage based efficient fire sensor on FPGA using SSTL IO standards , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).

[4]  Bishwajeet Pandey,et al.  Energy efficient vedic multiplier design using LVCMOS and HSTL IO standard , 2014, 2014 9th International Conference on Industrial and Information Systems (ICIIS).

[5]  Bishwajeet Pandey,et al.  IO Standard Based Green Multiplexer Design and Implementation on FPGA , 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks.

[6]  B. Pandey,et al.  Simulation of SSTL IO standard based power optimized parallel integrator design on FPGA , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).

[7]  Tanesh Kumar,et al.  I/O standard based power optimized processor register design on ultra scale FPGA , 2014, 2014 International Conference on Computing for Sustainable Global Development (INDIACom).