Input–Output Standard-Based Energy Efficient UART Design on 90 nm FPGA
暂无分享,去创建一个
[1] B. Pandey,et al. Output load capacitance based low power implementation of UART on FPGA , 2014, 2014 International Conference on Computer Communication and Informatics.
[2] Bishwajeet Pandey,et al. IO standard based energy efficient ALU design and implementation on 28nm FPGA , 2013, 2013 Annual IEEE India Conference (INDICON).
[3] B. Pandey,et al. Simulation of voltage based efficient fire sensor on FPGA using SSTL IO standards , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).
[4] Bishwajeet Pandey,et al. Energy efficient vedic multiplier design using LVCMOS and HSTL IO standard , 2014, 2014 9th International Conference on Industrial and Information Systems (ICIIS).
[5] Bishwajeet Pandey,et al. IO Standard Based Green Multiplexer Design and Implementation on FPGA , 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks.
[6] B. Pandey,et al. Simulation of SSTL IO standard based power optimized parallel integrator design on FPGA , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).
[7] Tanesh Kumar,et al. I/O standard based power optimized processor register design on ultra scale FPGA , 2014, 2014 International Conference on Computing for Sustainable Global Development (INDIACom).