Low-power design methodology for CML and ECL circuits

This paper presents a design methodology to enable the design of power efficient, high-speed CML/ECL circuits. It covers library requirements as well as proposed architectural improvements for power optimization. At transistor level, a voltage supply reduction from 3.3V to 2.5V is enabled by modifying classical three-level stack CML latch topology. Secondly, implementing several speed classes using different load resistor variants of most important gates allows for more efficient balancing of critical paths. The methodology is exemplary demonstrated on an 4:1 Serializer with 2 times 2×4 bit FIFO designed in low-cost 0.25 μm SiGe BiCMOS process. AMS schematic simulation results show that both approaches lead to a reduction of the overall current of 39% to 58.68 mA, resulting in a total power dissipation of 146.70mW. The maximal data rate of 12.5 Gb/s is achieved, whereas 54% of the total power could be saved compared to baseline 3.3V design.

[1]  R. G. Swartz,et al.  Low voltage techniques for high speed digital bipolar circuits , 1993, Symposium 1993 on VLSI Circuits.

[2]  V. Kozlov,et al.  4 × 24 Gb/s 27 — 1 PRBS generator using 1.8 V MOS-HBT quasi-CML logic , 2012, 2012 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM).

[3]  S.P. Voinigescu,et al.  A 2-GHz Direct Sampling Delta-Sigma Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4]  Gerhard Fettweis,et al.  A source-synchronous 90Gb/s capacitively driven serial on-chip link over 6mm in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[5]  Markus Appel,et al.  A 12 Gb/s standard cell based ECL 4:1 serializer with asynchronous parallel interface , 2013, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS).

[6]  Behzad Razavi,et al.  Design techniques for low-voltage high-speed digital bipolar circuits , 1994 .

[7]  Mohamed I. Elmasry,et al.  Dynamic current mode logic (DyCML), a new low-power high-performance logic family , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[8]  Shinji Nishimura,et al.  A 10:4 MUX and 4:10 DEMUX Gearbox LSI for 100-Gigabit Ethernet Link , 2011, IEEE Journal of Solid-State Circuits.

[9]  H.-D. Wohlmuth,et al.  A high sensitivity static 2:1 frequency divider up to 27GHz in 120nm CMOS , 2002, Proceedings of the 28th European Solid-State Circuits Conference.