Impact of inductive integrated voltage regulator on the power attack vulnerability of encryption engines: A simulation study
暂无分享,去创建一个
[1] Stefan Mangard,et al. Secure and Efficient Masking of AES - A Mission Impossible? , 2004, IACR Cryptol. ePrint Arch..
[2] Rajesh Kumar,et al. Haswell: A Family of IA 22 nm Processors , 2015, IEEE Journal of Solid-State Circuits.
[3] Yu Zheng,et al. Role of power grid in side channel attack and power-grid-aware secure design , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[4] Wilfred Gomes,et al. 5.9 Haswell: A family of IA 22nm processors , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[5] W. Rosenstiel,et al. Correlation power analysis in frequency domain extended abstract , 2010 .
[6] Takeshi Fujino,et al. Evaluation of On-chip Decoupling Capacitor ’ s Effect on AES Cryptographic Circuit , 2013 .
[7] Marc Joye,et al. On Second-Order Differential Power Analysis , 2005, CHES.
[8] Sri Parameswaran,et al. MUTE-AES: A multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[9] Christophe Clavier,et al. Correlation Power Analysis with a Leakage Model , 2004, CHES.
[10] Paul C. Kocher,et al. Differential Power Analysis , 1999, CRYPTO.
[11] Stefan Mangard,et al. Protecting AES Software Implementations on 32-Bit Processors Against Power Analysis , 2007, ACNS.
[12] Ingrid Verbauwhede,et al. A digital design flow for secure integrated circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Luca P. Carloni,et al. A Switched-Inductor Integrated Voltage Regulator With Nonlinear Feedback and Network-on-Chip Load in 45 nm SOI , 2012, IEEE Journal of Solid-State Circuits.
[14] Siva Sai Yerubandi,et al. Differential Power Analysis , 2002 .