Low-Power Circuit Applicability of Hetero-Gate-Dielectric Tunneling Field-Effect Transistors (HG TFETs)

SUMMARY We have investigated the low-power circuit applicability of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs). Based on the device-level comparison of HG, SiO2-only and high-k-only TFETs, their circuit performance and energy consumption have been discussed. It has been shown that HG TFETs can deliver ∼14400x higher performance than the SiO2-only TFETs and ∼17x higher performance than the high-k-only TFETs due to its higher on current and lower capacitance at the same static power, same power supply. It has been revealed that HG TFETs have better voltage scalability than the others. It is because HG TFETs dissipate only ∼8% of energy consumption of SiO2-only TFETs and ∼17% of that of high-k-only TFETs under the same performance condition.

[1]  J. Ida,et al.  Fully Depleted SOI Technology for Ultra Low Power Digital and RF Applications , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[2]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[3]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[4]  D. Flandre,et al.  Sub-45nm fully-depleted SOI CMOS subthreshold logic for ultra-low-power applications , 2008, 2008 IEEE International SOI Conference.

[5]  J.C.S. Woo,et al.  The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.

[6]  S. Datta,et al.  On Enhanced Miller Capacitance Effect in Interband Tunnel Transistors , 2009, IEEE Electron Device Letters.

[7]  H.-S. Philip Wong,et al.  Performance benchmarks for Si, III–V, TFET, and carbon nanotube FET - re-thinking the technology assessment methodology for complementary logic applications , 2010, 2010 International Electron Devices Meeting.

[8]  Sneh Saurabh,et al.  Estimation and Compensation of Process-Induced Variations in Nanoscale Tunnel Field-Effect Transistors for Improved Reliability , 2010, IEEE Transactions on Device and Materials Reliability.

[9]  W. Choi,et al.  Hetero-Gate-Dielectric Tunneling Field-Effect Transistors , 2010, IEEE Transactions on Electron Devices.

[10]  Woojun Lee,et al.  Influence of Inversion Layer on Tunneling Field-Effect Transistors , 2011, IEEE Electron Device Letters.

[11]  M. H. Lee,et al.  Driving Current Enhancement of Strained Ge (110) p-Type Tunnel FETs and Anisotropic Effect , 2011, IEEE Electron Device Letters.

[12]  F. Zhou,et al.  InGaAs Tunneling Field-Effect-Transistors With Atomic-Layer-Deposited Gate Oxides , 2011, IEEE Transactions on Electron Devices.