A Precise Model for Cross-Point Memory Array

[1]  T.G. Noll,et al.  Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[2]  Weidong Yu,et al.  A New CFAR Ship Detection Algorithm Based on 2-D Joint Log-Normal Distribution in SAR Images , 2010, IEEE Geoscience and Remote Sensing Letters.

[3]  An Chen,et al.  A Comprehensive Crossbar Array Model With Solutions for Line Resistance and Nonlinear Device Characteristics , 2013, IEEE Transactions on Electron Devices.

[4]  Paul D Franzon,et al.  Scaling constraints in nanoelectronic random-access memories , 2005, Nanotechnology.

[5]  I. Baek,et al.  Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  D. Ielmini,et al.  Transient effects of delay, switching and recovery in phase change memory (PCM) devices , 2008, 2008 IEEE International Electron Devices Meeting.

[7]  K. Aratani,et al.  A Novel Resistance Memory with High Scalability and Nanosecond Switching , 2007, 2007 IEEE International Electron Devices Meeting.

[8]  Duane Mills,et al.  A 45nm 1Gb 1.8V phase-change memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Jiale Liang,et al.  Scaling Challenges for the Cross-Point Resistive Memory Array to Sub-10nm Node - An Interconnect Perspective , 2012, 2012 4th IEEE International Memory Workshop.

[10]  H. H. Ku,et al.  Notes on the use of propagation of error formulas , 1966 .

[11]  Mircea R. Stan,et al.  CMOS/nano co-design for crossbar-based molecular electronic systems , 2003 .

[12]  Akihiro Nitayama,et al.  Autonomous refresh of floating body cell (FBC) , 2008, 2008 IEEE International Electron Devices Meeting.