Design of EMB-Based Mealy FSMs

This chapter deals with design of Mealy FSMs based on using embedded memory blocks. The methods of trivial EMB-based implementation of logic circuits of Mealy FSMs are discussed. In this case, only one EMB is enough for implementing the circuit. Next, the optimization methods are discussed based on encoding of the collections of microoperations and replacement of logical conditions. Also, the methods are discussed based on encoding of the rows of FSM structure table. All these methods lead to two-level models of Mealy FSMs. Next, these methods are combined together for further optimizing the hardware amount in FSM logic circuits. The last section considers different methods proposed for diminishing the hardware amount in LUTer implementing the block of replacement of logical conditions. The Chapter includes a lot of tables with results of investigations of proposed methods for the standard benchmarks.

[1]  Anurag Tiwari,et al.  Saving power by mapping finite-state machines into embedded memory blocks in FPGAs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Massoud Pedram,et al.  Multi-code state assignment for low power design , 2000 .

[3]  Tiziano Villa,et al.  Synthesis of Finite State Machines: Functional Optimization , 2010 .

[4]  Ian Grout,et al.  Digital Systems Design with FPGAs and CPLDs , 2008 .

[5]  Jason Cong,et al.  Synthesis for FPGAs with embedded memory blocks , 2000, FPGA '00.

[6]  Alexander Barkalov,et al.  Synthesis and Optimization of FPGA-Based Systems , 2014 .

[7]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2005, J. Syst. Archit..

[8]  Valery Sklyarov Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs , 2000, FPL.

[9]  Gustavo Sutter,et al.  Low-Power FSMs in FPGA: Encoding Alternatives , 2002, PATMOS.

[10]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .

[11]  Christoph Scholl,et al.  Functional Decomposition With Application to FPGA Syn-thesis , 2001 .

[12]  Mariusz Rawski,et al.  5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs , 2011 .

[13]  A. Civit-Balcells,et al.  ROM-Based Finite State Machine Implementation in Low Cost FPGAs , 2007, 2007 IEEE International Symposium on Industrial Electronics.