Analysis of Non-functional Properties of MPSoC Designs

In this chapter, a novel design and analysis methodology for simulation-based determination of non-functional properties of a system design, like performance, power consumption, and temperature is proposed. For simulation acceleration and handling of complexity issues, the design flow includes automated abstraction of component functionality. Specified platform attributes as dynamic power management and formally modeled temporal input stimuli are automatically transformed to non-functional SystemC models. The framework implements the ability for automated online and offline analysis of non-functional System-on-Chip properties.

[1]  Lothar Thiele,et al.  A general framework for analysing system properties in platform-based embedded system designs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Petru Eles,et al.  Analysis and optimization of distributed real-time embedded systems , 2004, ACM Trans. Design Autom. Electr. Syst..

[3]  Rolf Ernst,et al.  Integrated analysis of communicating tasks in MPSoCs , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[4]  Howard Bowman,et al.  Model checking stochastic automata , 2003, TOCL.

[5]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[6]  Martin Radetzki,et al.  Accuracy-Adaptive Simulation of Transaction Level Models , 2008, 2008 Design, Automation and Test in Europe.

[7]  Kevin Skadron,et al.  An Improved Block-Based Thermal Model in HotSpot 4.0 with Granularity Considerations , 2007 .

[8]  Massoud Pedram,et al.  Architectures for silicon nanoelectronics and beyond , 2007, Computer.

[9]  Wolfgang Rosenstiel,et al.  A Hybrid Approach for System-Level Design Evaluation , 2007, IESS.

[10]  Wolfgang Rosenstiel,et al.  High-performance timing simulation of embedded software , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[11]  Howard N. Shapiro,et al.  Introduction to Thermal Systems Engineering: Thermodynamics, Fluid Mechanics, and Heat Transfer , 2002 .

[12]  J. W. McPherson,et al.  Reliability challenges for 45nm and beyond , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[13]  Gürhan Küçük,et al.  Reducing reorder buffer complexity through selective operand caching , 2003, ISLPED '03.

[14]  Luca Benini,et al.  Exploring "temperature-aware" design in low-power MPSoCs , 2006, DATE.

[15]  Li Shang,et al.  Thermal crisis: challenges and potential solutions , 2006, IEEE Potentials.

[16]  Radu Marculescu,et al.  Probabilistic application modeling for system-level performance analysis , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[17]  Rolf Ernst,et al.  Model composition for scheduling analysis in platform design , 2002, DAC '02.

[18]  Sarma B. K. Vrudhula,et al.  Battery Modeling for Energy-Aware System Design , 2003, Computer.

[19]  Wolfgang Rosenstiel,et al.  Target software generation: an approach for automatic mapping of SystemC specifications onto real-time operating systems , 2005, Des. Autom. Embed. Syst..

[20]  Luca Benini,et al.  System-level power estimation and optimization , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[21]  Wolfgang Rosenstiel,et al.  Control-Flow Aware Communication and Conflict Analysis of Parallel Processes , 2007, 2007 Asia and South Pacific Design Automation Conference.

[22]  Massoud Pedram,et al.  Dynamic power management of complex systems using generalized stochastic Petri nets , 2000, DAC.

[23]  Adam Donlin,et al.  Transaction level modeling: flows and use models , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[24]  Marco Ajmone Marsan,et al.  A class of generalized stochastic Petri nets for the performance evaluation of multiprocessor systems , 1984, TOCS.

[25]  Wolfgang Rosenstiel,et al.  SystemC: methodologies and applications , 2003 .

[26]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[27]  Petru Eles,et al.  Schedulability analysis of applications with stochastic task execution times , 2004, TECS.

[28]  Wolfgang Rosenstiel,et al.  Probabilistic performance risk analysis at system-level , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[29]  Luca Benini,et al.  Analyzing on-chip communication in a MPSoC environment , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.