Digit Recurrence Floating-Point Division under HUB Format

Half-Unit-Biased format is based on shifting the representation line of the binary numbers by half Unit in the Last Place. The main feature of this format is that the roundto-nearest is carried out by a simple truncation, preventing any carry propagation and saving time and area. Algorithms and architectures have been defined for addition/substraction and multiplication operations under this format. Nevertheless, the division operation has not been confronted yet. In this paper we deal with the floating-point division under HUB format, studying the architecture for the digit recurrence method, including the on-the-fly conversion of the signed digit quotient. Keywords—division by digit recurrence, HUB format, on-the-fly conversion

[1]  Javier Hormigo,et al.  Improving fixed-point implementation of QR decomposition by rounding-to-nearest , 2015, 2015 International Symposium on Consumer Electronics (ISCE).

[2]  Jean-Michel Muller,et al.  Multiplication algorithms for radix-2 RN-codings and two's complement numbers , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[3]  Peter Kornerup,et al.  Finite Precision Number Systems and Arithmetic , 2010 .

[4]  Jean-Michel Muller,et al.  RN-coding of numbers: definition and some properties , 2004 .

[5]  Javier Hormigo-Aguilar,et al.  Optimizing DSP Circuits by a New Family of Arithmetic Operators , 2014 .

[6]  Javier Hormigo,et al.  Simplified floating-point units for high dynamic range image and video systems , 2015, 2015 International Symposium on Consumer Electronics (ISCE).

[7]  Javier Hormigo,et al.  Optimizing DSP circuits by a new family of arithmetic operators , 2014, 2014 48th Asilomar Conference on Signals, Systems and Computers.

[8]  Javier Hormigo,et al.  New Formats for Computing with Real-Numbers under Round-to-Nearest , 2016, IEEE Transactions on Computers.

[9]  Tomás Lang,et al.  Digit-Serial Arithmetic , 2004 .