Video CODEC Design

In this chapter we bring together some of the concepts discussed earlier and examine the issues faced by designers of video CODECs and systems that interface to video CODECs. Key issues include interfacing (the format of the input and output data, controlling the operation of the CODEC), performance (frame rate, compression, quality), resource usage (computational resources, chip area) and design time. This last issue is important because of the fast pace of change in the market for multimedia communication systems. A short time-tomarket is critical for video coding applications and we discuss methods of streamlining the design flow. We present design strategies for two types of video CODEC, a software implementation (suitable for a general-purpose processor) and a hardware implementation (for FPGA or ASIC).

[1]  Atul Gupta,et al.  A software-based real-time MPEG-2 video encoder , 2000, IEEE Trans. Circuits Syst. Video Technol..

[2]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[3]  Kwong-Keung Leung,et al.  Parallelization methodology for video coding-an implementation on the TMS320C80 , 2000, IEEE Trans. Circuits Syst. Video Technol..

[4]  J. S. Kim,et al.  Efficient hardware-software co-implementation of H.263 video codec , 1998, 1998 IEEE Second Workshop on Multimedia Signal Processing (Cat. No.98EX175).

[5]  Faouzi Kossentini,et al.  Efficient coding and mapping algorithms for software-only real-time video coding at low bit rates , 2000, IEEE Trans. Circuits Syst. Video Technol..

[6]  Peter Pirsch,et al.  VLSI implementations of image and video multimedia processing systems , 1998, IEEE Trans. Circuits Syst. Video Technol..

[7]  John Cosmas,et al.  A study of concurrency in MPEG-4 video encoder , 1998, Proceedings. IEEE International Conference on Multimedia Computing and Systems (Cat. No.98TB100241).

[8]  Ishfaq Ahmad,et al.  Optimization of H.263 video encoding using a single processor computer: performance tradeoffs and benchmarking , 2001, IEEE Trans. Circuits Syst. Video Technol..

[9]  K. J. Ray Liu,et al.  System Architecture of a Massively Parallel Programmable Video Co-Processor , 1995 .

[10]  Spatial and temporal data parallelization of the H.261 video coding algorithm , 2001, IEEE Trans. Circuits Syst. Video Technol..