Computer Vision Algorithms on Reconfigurable Logic Arrays

Computer vision algorithms are natural candidates for high performance computing systems. Algorithms in computer vision are characterized by complex and repetitive operations on large amounts of data involving a variety of data interactions (e.g., point operations, neighborhood operations, global operations). In this paper, we describe the use of the custom computing approach to meet the computation and communication needs of computer vision algorithms. By customizing hardware architecture at the instruction level for every application, the optimal grain size needed for the problem at hand and the instruction granularity can be matched. A custom computing approach can also reuse the same hardware by reconfiguring at the software level for different levels of the computer vision application. We demonstrate the advantages of our approach using Splash 2-a Xilinx 4010-based custom computer.

[1]  P.M. Athanas,et al.  Real-Time Image Processing on a Custom Computing Platform , 1995, Computer.

[2]  Robert M. Haralick,et al.  Document image understanding: geometric and logical layout , 1994, 1994 Proceedings of IEEE Conference on Computer Vision and Pattern Recognition.

[3]  Richard J. Carter,et al.  Teramac-configurable custom computing , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[4]  Hideo Mitsui,et al.  ANN accelerator by parallel processor based on DSP , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[5]  D. Burger,et al.  Billion-Transistor Architectures , 1997, Computer.

[6]  F. Leighton,et al.  Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .

[7]  Alireza Khotanzad,et al.  Image segmentation by a parallel, non-parametric histogram based clustering algorithm , 1990, Pattern Recognit..

[8]  Hugo De Man,et al.  Deriving ASIC architectures for the Hough transform , 1990, Parallel Comput..

[9]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[10]  M. Narasimha Murty,et al.  A comparison between conceptual clustering and conventional clustering , 1990, Pattern Recognit..

[11]  U. A. Muller A high performance neural net simulation environment , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[12]  Nalini K. Ratha,et al.  Clustering using a coarse-grained parallel genetic algorithm: a preliminary study , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[13]  Nikola B. Serbedzija Simulating Artificial Neural Networks on Parallel Architectures , 1996, Computer.

[14]  M. Gokhale,et al.  FPGA computing in a data parallel C , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[15]  Viktor K. Prasanna,et al.  High-performance computing for vision , 1996, Proc. IEEE.

[16]  Sartaj Sahni,et al.  Convolution on Mesh Connected Multicomputers , 1990, IEEE Trans. Pattern Anal. Mach. Intell..

[17]  Sujoy Ghose,et al.  Point matching using asymmetric neural networks , 1993, Pattern Recognit..

[18]  Duncan A. Buell,et al.  Proceedings : IEEE Workshop on FPGAs for Custom Computing Machines, April 10-13, 1994, Napa Valley, California , 1994 .

[19]  John Wawrzynek,et al.  SPERT: a VLIW/SIMD neuro-microprocessor , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[20]  B. Miller,et al.  Vital signs of identity [biometrics] , 1994, IEEE Spectrum.

[21]  Refractor Vision , 2000, The Lancet.

[22]  Jake K. Aggarwal,et al.  A system organization for parallel image processing , 1985, Pattern Recognit..

[23]  Viktor K. Prasanna,et al.  Parallel Architectures and Algorithms for Image Component Labeling , 1992, IEEE Trans. Pattern Anal. Mach. Intell..

[24]  David G. Lowe,et al.  Perceptual Organization and Visual Recognition , 2012 .

[25]  Linda G. Shapiro,et al.  Computer and Robot Vision , 1991 .

[26]  Vipin Kumar,et al.  The Scalability of FFT on Parallel Computers , 1993, IEEE Trans. Parallel Distributed Syst..

[27]  Tsugito Maruyama,et al.  A Real-Time Processor for the Hough Transform , 1988, IEEE Trans. Pattern Anal. Mach. Intell..

[28]  Hon Fung Li,et al.  Parallel algorithms for recognizing handwritten characters using shape features , 1989, Pattern Recognit..

[29]  Jake K. Aggarwal,et al.  Flexibly Coupled Multiprocessors for Image Processing , 1990, J. Parallel Distributed Comput..

[30]  Anil K. Jain,et al.  FPGA-based high performance page layout segmentation , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[31]  Duncan A. Buell,et al.  Splash 2 , 1992, SPAA.

[32]  Jerome A. Feldman,et al.  A supercomputer for neural computation , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[33]  S. Heydorn,et al.  Optimization and performance analysis of thinning algorithms on parallel computers , 1991, Parallel Comput..

[34]  Mounir Hamdi Parallel architectures for wavelet transforms , 1993, 1993 Computer Architectures for Machine Perception.

[35]  Anil K. Jain,et al.  Page segmentation using texture discrimination masks , 1995, Proceedings., International Conference on Image Processing.

[36]  Steven L. Tanimoto,et al.  Architectures and algorithms for iconic-to-symbolic transformations , 1990, Pattern Recognit..

[37]  Viktor K. Prasanna,et al.  Seeking Solutions in Configurable Computing , 1997, Computer.

[38]  Ryszard S. Michalski,et al.  Automated Construction of Classifications: Conceptual Clustering Versus Numerical Taxonomy , 1983, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[39]  Jorge L. C. Sanz,et al.  An EREW PRAM Algorithm for Image Component Labeling , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[40]  Allan L. Fisher,et al.  Computing the Hough Transform on a Scan Line Array Processor (Image Processing) , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[41]  Kai Hwang,et al.  Mapping Neural Networks onto Message-Passing Multicomputers , 1989, J. Parallel Distributed Comput..

[42]  A.K. Jain,et al.  A distributed edge detection and surface reconstruction algorithm , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[43]  Anil K. Jain,et al.  Registering Landsat images by point matching , 1989 .

[44]  Michael Conner,et al.  Special Purpose Hardware for Discrete Fourier Transform Implementation , 1994, Parallel Comput..

[45]  Stephan Olariu,et al.  Fast computer vision algorithms for reconfigurable meshes , 1992, Image Vis. Comput..

[46]  Shinji Umeyama Parameterized Point Pattern Matching and Its Application to Recognition of Object Families , 1993, IEEE Trans. Pattern Anal. Mach. Intell..

[47]  A. El Gamal,et al.  Synthesis method for field programmable gate arrays , 1993, Proc. IEEE.

[48]  Pieter P. Jonker Why linear arrays are better image processors , 1994, Proceedings of the 12th IAPR International Conference on Pattern Recognition, Vol. 2 - Conference B: Computer Vision & Image Processing. (Cat. No.94CH3440-5).

[49]  Parameswaran Ramanathan,et al.  Real-time computing: a new discipline of computer science and engineering , 1994, Proc. IEEE.

[50]  Jun Gu,et al.  A Parallel Architecture for Discrete Relaxation Algorithm , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[51]  Henry C. Lee,et al.  Advances in Fingerprint Technology , 1991 .

[52]  Sanjay Ranka,et al.  Mesh and pyramid algorithms for iconic indexing , 1991, ICS '91.

[53]  Mary Jane Irwin,et al.  MGAP applications in machine perception , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[54]  David J. Evans,et al.  New Linear Systolic Arrays for Digital Filters and Convolution , 1994, Parallel Comput..

[55]  J.G. Delgado-Frias,et al.  Scalable completely connected digital neural networks , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[56]  Brad Hutchings,et al.  FPGA-based stochastic neural networks-implementation , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[57]  Edward K. Wong,et al.  Logic gate implementation for gray-scale morphology , 1992, Pattern Recognit. Lett..

[58]  Xin He,et al.  Parallel Algorithms for Gray-Scale Digitized Picture Component Labeling on a Mesh-Connected Computer , 1994, J. Parallel Distributed Comput..

[59]  Xiaobo Li,et al.  On the Communication Complexity of Generalized 2-D Convolution on Array Processors , 1989, IEEE Trans. Computers.

[60]  H. T. Kung Why systolic architectures? , 1982, Computer.

[61]  Jake K. Aggarwal,et al.  Parallel 2-D Convolution on a Mesh Connected Array Processor , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[62]  Chee Sun Won,et al.  A parallel image segmentation algorithm using relaxation with varying neighborhoods and its mapping to array processors , 1987, Computer Vision Graphics and Image Processing.

[63]  Viktor K. Prasanna,et al.  Efficient Histogramming on Hypercube SIMD Machines , 1990, Comput. Vis. Graph. Image Process..

[64]  Stelios C. Orphanoudakis,et al.  Load Balancing Requirements in Parallel Implementations of Image Feature Extraction Tasks , 1993, IEEE Trans. Parallel Distributed Syst..

[65]  Jack Dongarra,et al.  Pvm 3 user's guide and reference manual , 1993 .

[66]  Shin'ichiro Okazaki,et al.  A 64 parallel integrated memory array processor and a 30 GIPS real-time vision system , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[67]  P. Bertin,et al.  PAM programming environments: practice and experience , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[68]  D. M. Levine Nonmetric multidimensional scaling and hierarchical clustering: procedures for the investigation of the perception of sports. , 1977, Research quarterly.

[69]  L. Geppert Solid state [1995 technological forecast] , 1995, IEEE Spectrum.

[70]  Larry S. Davis,et al.  Replicated data algorithms in image processing , 1992, CVGIP Image Underst..

[71]  Tomaso A. Poggio Early vision: From computational structure to algorithms and parallel hardware , 1985, Comput. Vis. Graph. Image Process..

[72]  H. Wallinga,et al.  70 input, 20 nanosecond pattern classifier , 1993, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[73]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[74]  Paul Wintz,et al.  Instructor's manual for digital image processing , 1987 .

[75]  Francisco F. Rivera,et al.  Parallel fuzzy clustering on fixed size hypercube SIMD computers , 1989, Parallel Comput..

[76]  H. D. Cheng,et al.  VLSI architectures for string matching and pattern matching , 1987, Pattern Recognit..

[77]  Anil K. Jain Fundamentals of Digital Image Processing , 2018, Control of Color Imaging Systems.

[78]  Xiaobo Li,et al.  Parallel Algorithms for Image Template Matching on Hypercube SIMD Computers , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[79]  H. T. Kung,et al.  A Two-Level Pipelined Systolic Array for Convolutions , 1981 .

[80]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[81]  Azriel Rosenfeld,et al.  Parallel processing of regions represented by linear quadtrees , 1988, Comput. Vis. Graph. Image Process..

[82]  Sankar K. Pal,et al.  A review on image segmentation techniques , 1993, Pattern Recognit..

[83]  A. Rosenfeld,et al.  Computer vision: basic principles , 1988, Proc. IEEE.

[84]  P. Ienne,et al.  MANTRA I: a systolic neuro-computer , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[85]  V. K. Prasanna Kumar,et al.  Parallel architectures and algorithms for image understanding , 1991 .

[86]  Constantinos E. Goutis,et al.  Image reconstruction on a special purpose array processor , 1992, Image Vis. Comput..

[87]  J. JaJa,et al.  VLSI architecture for template matching , 1990, IEEE International Symposium on Circuits and Systems.

[88]  Patrick Wambacq,et al.  Component labelling on a MIMD multiprocessor , 1993 .

[89]  Jake K. Aggarwal,et al.  Parallelism in computer vision: a review , 1990 .

[90]  Didier Lattard,et al.  A VLSI implementation of parallel image reconstruction , 1991, CVGIP Graph. Model. Image Process..

[91]  Anil K. Jain,et al.  A VLSI Systolic Architecture for Pattern Clustering , 1985, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[92]  Oscar Firschein Defense Applications of Image Understanding , 1995, IEEE Expert.

[93]  Rajeev Thakur,et al.  Connected Component Labeling on Coarse Grain Parallel Computers: An Experimental Study , 1994, J. Parallel Distributed Comput..

[94]  Giovanni De Micheli,et al.  Computer-aided hardware-software codesign , 1994, IEEE Micro.

[95]  Shyang Chang,et al.  A new architecture for motion-compensated image coding , 1992, Pattern Recognit..

[96]  Ulrich Ramacher,et al.  SYNAPSE - A Neurocomputer that Synthesizes Neural Algorithms on a Parallel Systolic Engine , 1992, J. Parallel Distributed Comput..

[97]  Edward A. Lee,et al.  A hardware-software codesign methodology for DSP applications , 1993, IEEE Design & Test of Computers.

[98]  Muhittin Gökmen,et al.  Edge Detection and Surface Reconstruction Using Refined Regularization , 1993, IEEE Trans. Pattern Anal. Mach. Intell..

[99]  Duncan A. Buell,et al.  Proceedings : IEEE Workshopo on FPGAs for Custom Computing Machines, April 5-7, 1993, Napa, California , 1993 .

[100]  T. Watanabe,et al.  A digital neural network VLSI with on-chip learning using stochastic pulse encoding , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[101]  Dzung T. Hoang,et al.  Searching genetic databases on Splash 2 , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[102]  A. R. Rao,et al.  A Taxonomy for Texture Description and Identification , 1990, Springer Series in Perception Engineering.

[103]  Maurice Milgram,et al.  New and efficient cellular algorithms for image processing , 1992, CVGIP Image Underst..

[104]  Anil K. Jain,et al.  Learning Texture Discrimination Masks , 1996, IEEE Trans. Pattern Anal. Mach. Intell..

[105]  Linda G. Shapiro,et al.  Image Segmentation Techniques , 1984, Other Conferences.

[106]  Narendra Ahuja,et al.  Matching Two Perspective Views , 1992, IEEE Trans. Pattern Anal. Mach. Intell..

[107]  Xiao Liu,et al.  Benchmarking of the CM-5 and the Cray machines with a very large backpropagation neural network , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[108]  Oscal T.-C. Chen,et al.  VLSI systolic binary tree-searched vector quantizer for image compression , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[109]  Petros Maragos,et al.  Tutorial On Advances In Morphological Image Processing And Analysis , 1986, Other Conferences.

[110]  Xinhua Zhuang,et al.  Image Analysis Using Mathematical Morphology , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[111]  Wen-Hsing Hsu,et al.  Parallel algorithms for hidden markov models on the orthogonal multiprocessor , 1992, Pattern Recognit..

[112]  A. El Gamal,et al.  Architecture of field-programmable gate arrays , 1993, Proc. IEEE.

[113]  Hussein A. H. Ibrahim,et al.  On the application of massively parallel SIMD tree machines to certain intermediate-level vision tasks , 1986, Comput. Vis. Graph. Image Process..

[114]  L. Geppert Solid state [Technology 1998 analysis and forecast] , 1998, IEEE Spectrum.

[115]  D. V. Kirsanov Digital architecture for neural networks , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[116]  SegmentationNalini,et al.  High Performance Custom Computing for Image , 1995 .

[117]  Viktor K. Prasanna,et al.  Scalable Data Parallel Implementations of Object Recognition Using Geometric Hashing , 1994, J. Parallel Distributed Comput..

[118]  Stephan Olariu,et al.  Fast component labelling and convex hull computation on reconfigurable meshes , 1993, Image Vis. Comput..

[119]  Prabir Kumar Biswas,et al.  Component labeling in pyramid architecture , 1993, Pattern Recognit..

[120]  Joseph JáJá,et al.  Efficient Image Processing Algorithms on the Scan Line Array Processor , 1995, IEEE Trans. Pattern Anal. Mach. Intell..

[121]  David W. L. Yen,et al.  Systolic Processing and an Implementation for Signal and Image Processing , 1982, IEEE Transactions on Computers.

[122]  David N. Chin,et al.  The Princeton Engine: a real-time video system simulator , 1988 .

[123]  Jake K. Aggarwal,et al.  A System Design/Scheduling Strategy for Parallel Image Processing , 1990, IEEE Trans. Pattern Anal. Mach. Intell..

[124]  Viktor K. Prasanna,et al.  A Fast Algorithm for Computing a Histogram on Reconfigurable Mesh , 1995, IEEE Trans. Pattern Anal. Mach. Intell..

[125]  J H. Wegstein,et al.  An Automated Fingerprint Identification System | NIST , 1982 .

[126]  Hiromitsu Yamada,et al.  A parallel architecture for relaxation operations , 1988, Pattern Recognition.

[127]  Joseph JáJá,et al.  An Introduction to Parallel Algorithms , 1992 .

[128]  Anil K. Jain,et al.  Algorithms for Clustering Data , 1988 .

[129]  Eduard Säckinger,et al.  A board system for high-speed image analysis and neural networks , 1996, IEEE Trans. Neural Networks.

[130]  Bir Bhanu,et al.  Recognition of 3-D objects in range images using a butterfly multiprocessor , 1989, Pattern Recognit..

[131]  Long-Wen Chang,et al.  A Systolic Algorithm for the k-Nearest Neighbors Problem , 1992, IEEE Trans. Computers.

[132]  Minghua Chen,et al.  Image Seaming for Segmentation on Parallel Architecture , 1990, IEEE Trans. Pattern Anal. Mach. Intell..

[133]  Luigi Cinque,et al.  Computing shape description transforms on a multiresolution architecture , 1992, CVGIP Image Underst..

[134]  Peter Athanas,et al.  Finding lines and building pyramids with SPLASH 2 , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[135]  Keping Chen Efficient parallel algorithms for the computation of two-dimensional image moments , 1990, Pattern Recognit..

[136]  H. Singh,et al.  Parallelism for the faster implementation of the K-L transform for image compression , 1993, Pattern Recognit. Lett..

[137]  M. MANOHAR,et al.  Connected component labeling of binary images on a mesh connected massively parallel processor , 1989, Comput. Vis. Graph. Image Process..

[138]  Robert A. Hummel,et al.  Massively parallel model matching: geometric hashing on the Connection Machine , 1992, Computer.

[139]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[140]  Hussein M. Alnuweiri Constant-Time Parallel Algorithms for Image Labeling on a Reconfigurable Network of Processors , 1994, IEEE Trans. Parallel Distributed Syst..

[141]  J. Greene,et al.  Antifuse field programmable gate arrays : Field programmable gate arrays , 1993 .

[142]  J. M. Gilbert,et al.  A real-time face recognition system using custom VLSI hardware , 1993, 1993 Computer Architectures for Machine Perception.

[143]  Anil K. Jain,et al.  Parallel implementation of vision algorithms on workstation clusters , 1994, Proceedings of the 12th IAPR International Conference on Pattern Recognition, Vol. 2 - Conference B: Computer Vision & Image Processing. (Cat. No.94CH3440-5).

[144]  Tilak Agerwala,et al.  SP2 System Architecture , 1999, IBM Syst. J..

[145]  Majid Ahmadi,et al.  A Morphological Approach to Text String Extraction from Regular Periodic Overlapping Text/Background Images , 1994, CVGIP Graph. Model. Image Process..

[146]  Brad L. Hutchings,et al.  A dynamic instruction set computer , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[147]  Edward J. Delp,et al.  Dynamic Intelligent Scheduling and Control of Reconfigurable Parallel Architectures for Computer Vision/Image Processing , 1991, J. Parallel Distributed Comput..

[148]  David E. van den Bout,et al.  AnyBoard: an FPGA-based, reconfigurable system , 1992, IEEE Design & Test of Computers.

[149]  Anup Basu,et al.  Algorithms and hardware for efficient image smoothing , 1987, Comput. Vis. Graph. Image Process..

[150]  Sanjay Ranka,et al.  Parallel vision algorithms using sparse array representations , 1993, Pattern Recognit..

[151]  John H. Reif,et al.  Synthesis of Parallel Algorithms , 1993 .

[152]  C. Chen,et al.  Systolic array implementations of neural nets on the MasPar MP-1 massively parallel processor , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[153]  Samiha Mourad,et al.  Digital System Design Using Field Programmable Gate Arrays , 1994 .

[154]  Azriel Rosenfeld,et al.  Parallel processing of encoded bit strings , 1988, Pattern Recognit..

[155]  Sartaj Sahni,et al.  Image Shrinking and Expanding on a Pyramid , 1993, IEEE Trans. Parallel Distributed Syst..

[156]  Dan Hammerstrom,et al.  Image processing using one-dimensional processor arrays , 1996, Proc. IEEE.

[157]  Max Stanford Tomlinson,et al.  A digital neural network architecture for VLSI , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[158]  Heng-Da Cheng,et al.  VLSI curve detector , 1990, Pattern Recognit..

[159]  Yuji Sato,et al.  Development of a high-performance general purpose neuro-computer composed of 512 digital neurons , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[160]  R. Poeckert,et al.  A control point matching algorithm , 1993, Pattern Recognit..

[161]  Harvey F. Silverman,et al.  Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.

[162]  H. Baird Model-Based Image Matching Using Location , 1985 .

[163]  N. Ranganathan,et al.  A VLSI chip for computing the medial axis transform of an image , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[164]  Jiangying Zhou,et al.  Page segmentation and classification , 1992, CVGIP Graph. Model. Image Process..

[165]  James J. Little,et al.  Algorithmic Techniques for Computer Vision on a Fine-Grained Parallel Machine , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[166]  Dan I. Moldovan,et al.  Semantic Network Array Processor and Its Applications to Image Understanding , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[167]  Patrick M. Lenders,et al.  A programmable systolic device for image processing based on mathematical morphology , 1990, Parallel Comput..

[168]  Yao Chen,et al.  Address block location using color and texture analysis , 1994 .

[169]  Xiaobo Li,et al.  Parallel clustering algorithms , 1989, Parallel Comput..

[170]  Stephan Olariu,et al.  Computing the Hough transform on reconfigurable meshes , 1993, Image Vis. Comput..

[171]  Bowen Alpern,et al.  High-Performance Parallel Implementations of the NAS Kernel Benchmarks on the IBM SP2 , 1995, IBM Syst. J..

[172]  Dana H. Ballard,et al.  Computer Vision , 1982 .

[173]  Viktor K. Prasanna,et al.  Efficient Parallel Algorithms for Image Template Matching on Hypercube SIMD Machines , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[174]  M. Maresca,et al.  Parallel architectures for vision , 1988 .

[175]  Anil K. Jain,et al.  Convolution on Splash 2 , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[176]  Steven L. Tanimoto,et al.  A parallel algorithm for graph matching and its MasPar implementation , 1997, 1993 Computer Architectures for Machine Perception.

[177]  Danny Crookes,et al.  A high level language for parallel image processing , 1994, Image Vis. Comput..

[178]  Kenneth L. Pocek,et al.  Proceedings IEEE Symposium on FPGAs for Custom Computing Machines April 19-21, 1995 Napa Valley, California , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[179]  Mubarak Shah,et al.  A VLSI architecture for computing scale space , 1988, Comput. Vis. Graph. Image Process..

[180]  N. Ranganathan,et al.  A VLSI architecture for dynamic scene analysis , 1991, CVGIP Image Underst..

[181]  B. Santo,et al.  Solid State , 2012 .

[182]  Wei-Chung Lin,et al.  Space-Time Domain Expansion Approach to VLSI and Its Application to Hierarchical Scene Matching , 1985, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[183]  Chin-Hsing Chen,et al.  A real-time systolic array for distance transformation , 1994, Proceedings of the 12th IAPR International Conference on Pattern Recognition, Vol. 2 - Conference B: Computer Vision & Image Processing. (Cat. No.94CH3440-5).

[184]  Herman Schmit,et al.  A Model and Methodology for Hardware-Software Codesign , 1993, IEEE Des. Test Comput..

[185]  Yoshiyuki Shimokawa,et al.  A parallel ASIC VLSI neurocomputer for a large number of neurons and billion connections per second speed , 1991, [Proceedings] 1991 IEEE International Joint Conference on Neural Networks.

[186]  Edward J. Delp,et al.  A Cost Minimization Approach to Edge Detection Using Simulated Annealing , 1992, IEEE Trans. Pattern Anal. Mach. Intell..

[187]  Rein van den Boomgaard,et al.  Methods for fast morphological image transforms using bitmapped binary images , 1992, CVGIP Graph. Model. Image Process..

[188]  S. Trimberger,et al.  A reprogrammable gate array and applications , 1993 .

[189]  Hitoshi Matsushima,et al.  Extraction of invariant picture sub-structures by computer , 1972, Comput. Graph. Image Process..

[190]  J. Jolion Computer vision methodologies , 1994 .

[191]  Jukka Saarinen,et al.  Neural network computation in a parallel multiprocessor architecture , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[192]  Xian-He Sun,et al.  Toward a better parallel performance metric , 1991, Parallel Comput..

[193]  Azriel Rosenfeld,et al.  Vision Engineering: Designing Computer Vision Systems , 1993, Handbook of Pattern Recognition and Computer Vision.

[194]  N. Tredennick Technology and business: forces driving microprocessor evolution , 1995 .

[195]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[196]  S. Lennart Johnsson,et al.  Cooley-Tukey FFT on the Connection Machine , 1992, Parallel Comput..

[197]  Anil K. Jain,et al.  A Real-Time Matching System for Large Fingerprint Databases , 1996, IEEE Trans. Pattern Anal. Mach. Intell..

[198]  Nalini K. Ratha,et al.  An FPGA-based point pattern matching processor with application to fingerprint matching , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[199]  Janak H. Patel,et al.  NETRA: A Hierarchical and Partitionable Architecture for Computer Vision Systems , 1993, IEEE Trans. Parallel Distributed Syst..

[200]  J. Shawe-Taylor,et al.  A stochastic neural architecture that exploits dynamically reconfigurable FPGAs , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[201]  Charles C. Weems Architectural requirements of image understanding with respect to parallel processing , 1991 .

[202]  Viktor K. Prasanna,et al.  Low level vision processing on connection machine CM-5 , 1993, 1993 Computer Architectures for Machine Perception.

[203]  Rajesh Gupta,et al.  Hardware Software Co-Design of Embedded Systems , 1996, VLSI Design.

[204]  Jake K. Aggarwal,et al.  Parallel image normalization on a mesh connected array processor , 1987, Pattern Recognit..

[205]  Amir AVERBUCH,et al.  A parallel FFT on an MIMD machine , 1990, Parallel Comput..

[206]  Anil K. Jain,et al.  Adaptive flow orientation-based feature extraction in fingerprint images , 1995, Pattern Recognit..

[207]  Jake K. Aggarwal,et al.  A Generalized Scheme for Mapping Parallel Algorithms , 1993, IEEE Trans. Parallel Distributed Syst..

[208]  Massimo Maresca,et al.  Image processing on high-performance RISC systems , 1996, Proc. IEEE.

[209]  William L. Briggs,et al.  Bluestein's FFT for arbitrary N on the hypercube , 1991, Parallel Comput..

[210]  Jack Worlton,et al.  Toward a taxonomy of performance metrics , 1991, Parallel Comput..

[211]  D. Ben-Tzvi,et al.  Synchronous multiprocessor implementation of the Hough transform , 1990, Comput. Vis. Graph. Image Process..

[212]  IV Jesse H. Jenkins Designing with FPGAs and CPLDs , 1994 .

[213]  R. W. Means High speed parallel hardware performance issues for neural network applications , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[214]  J.G. Delgado-Frias,et al.  Spin-L: sequential pipelined neuroemulator with learning capabilities , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[215]  Yongwha Chung,et al.  A fast asynchronous algorithm for linear feature extraction on IBM SP-2 , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[216]  Bertil Svensson,et al.  Using and Designing Massively Parallel Computers for Artificial Neural Neural Networks , 1992, J. Parallel Distributed Comput..

[217]  Li-Ping Yuan,et al.  A fast and accurate erosion-dilation method suitable for microcomputers , 1991, CVGIP Graph. Model. Image Process..

[218]  Azriel Rosenfeld,et al.  Parallel processing of region boundaries , 1989, Pattern Recognit..

[219]  Antonio Torralba A systolic array with applications to image processing and wire-routing in VLSI circuits , 1991, Parallel Comput..

[220]  Philip Kahn Building blocks for computer vision systems , 1993, IEEE Expert.

[221]  Izidor Gertner,et al.  A Parallel Algorithm for 2-D DFT Computation with No Interprocessor Communication , 1990, IEEE Trans. Parallel Distributed Syst..

[222]  Jean Vuillemin,et al.  Programmable Active Memories: A Performance Assessment , 1992, Heinz Nixdorf Symposium.

[223]  Oscar H. Ibarra,et al.  Two-Dimensional Convolution on a Pyramid Computer , 1988, IEEE Trans. Pattern Anal. Mach. Intell..

[224]  Richard J. Carter,et al.  Teramac configurable custom computer , 1995, Optics East.

[225]  Glenn H. Chapman,et al.  A Monolithic Hough Transform Processor Based on Restructurable VLSI , 1988, IEEE Trans. Pattern Anal. Mach. Intell..

[226]  Kuo-Liang Chung,et al.  Hough Transform on Reconfigurable Meshes , 1995, Comput. Vis. Image Underst..

[227]  Jon A. Webb,et al.  The Warp Machine on Navlab , 1991, IEEE Trans. Pattern Anal. Mach. Intell..