An aggressive worn-out flash block management scheme to alleviate SSD performance degradation
暂无分享,去创建一个
[1] Sungjin Lee,et al. FlexFS: A Flexible Flash File System for MLC NAND Flash Memory , 2009, USENIX Annual Technical Conference.
[2] Jin-Soo Kim,et al. FAB: flash-aware buffer management policy for portable media players , 2006, IEEE Transactions on Consumer Electronics.
[3] Hyojun Kim,et al. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage , 2008, FAST.
[4] Heeseung Jo,et al. A group-based wear-leveling algorithm for large-capacity flash memory storage systems , 2007, CASES '07.
[5] Jin-Soo Kim,et al. μ-FTL:: a memory-efficient flash translation layer supporting multiple mapping granularities , 2008, EMSOFT '08.
[6] Wei Wu,et al. Optimizing NAND flash-based SSDs via retention relaxation , 2012, FAST.
[7] Young-Jin Kim,et al. LAST: locality-aware sector translation for NAND flash memory-based storage systems , 2008, OPSR.
[8] David Hung-Chang Du,et al. Rejuvenator: A static wear leveling algorithm for NAND flash memory with minimized overhead , 2011, 2011 IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST).
[9] Franz Wurnik. Qualification of integrated circuits , 1986 .
[10] Joonwon Lee,et al. CFLRU: a replacement algorithm for flash memory , 2006, CASES '06.
[11] Joe Brewer,et al. Nonvolatile memory technologies with emphasis on flash , 2007 .
[12] Xavier Jimenez,et al. Wear unleveling: improving NAND flash lifetime by balancing page endurance , 2014, FAST.
[13] Tong Zhang,et al. Exploiting Memory Device Wear-Out Dynamics to Improve NAND Flash Memory System Performance , 2011, FAST.
[14] Evangelos Eleftheriou,et al. Container Marking: Combining Data Placement, Garbage Collection and Wear Levelling for Flash , 2011, 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems.
[15] Qing Yang,et al. I-CASH: Intelligently Coupled Array of SSD and HDD , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.
[16] Paul H. Siegel,et al. Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[17] Yiran Chen,et al. A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[18] Tei-Wei Kuo,et al. An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[19] Steven Swanson,et al. The Harey Tortoise: Managing Heterogeneous Write Performance in SSDs , 2013, USENIX Annual Technical Conference.
[20] J. Kessenich,et al. Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.
[21] Heeseung Jo,et al. A superblock-based flash translation layer for NAND flash memory , 2006, EMSOFT '06.
[22] Peter Desnoyers,et al. What Systems Researchers Need to Know about NAND Flash , 2013, HotStorage.
[23] Mendel Rosenblum,et al. The design and implementation of a log-structured file system , 1991, SOSP '91.
[24] Sooyong Kang,et al. Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices , 2009, IEEE Transactions on Computers.
[25] Tian Luo,et al. CAFTL: A Content-Aware Flash Translation Layer Enhancing the Lifespan of Flash Memory based Solid State Drives , 2011, FAST.
[26] Onur Mutlu,et al. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[27] Youyou Lu,et al. Extending the lifetime of flash-based storage through reducing write amplification from file systems , 2013, FAST.
[28] Michael M. Swift,et al. FlashTier: a lightweight, consistent and durable storage cache , 2012, EuroSys '12.
[29] Qi Zhang,et al. Characterization of storage workload traces from production Windows Servers , 2008, 2008 IEEE International Symposium on Workload Characterization.
[30] Xubin He,et al. Delta-FTL: improving SSD lifetime via exploiting content locality , 2012, EuroSys '12.
[31] Tong Zhang,et al. DiffECC: Improving SSD Read Performance Using Differentiated Error Correction Coding Schemes , 2010, 2010 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.
[32] Mircea R. Stan,et al. How I Learned to Stop Worrying and Love Flash Endurance , 2010, HotStorage.
[33] Steven Hetzler. System Impacts of Storage Trends: Hard Errors and Testability , 2011, login Usenix Mag..
[34] Tei-Wei Kuo,et al. Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[35] Rina Panigrahy,et al. Design Tradeoffs for SSD Performance , 2008, USENIX ATC.
[36] Sang-Won Lee,et al. FAST: An Efficient Flash Translation Layer for Flash Memory , 2006, EUC Workshops.
[37] Tong Zhang,et al. Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications , 2012, IEEE International Symposium on High-Performance Comp Architecture.
[38] Sang Lyul Min,et al. A space-efficient flash translation layer for CompactFlash systems , 2002, IEEE Trans. Consumer Electron..
[39] Marcus Marrow,et al. A closed-form expression for write amplification in NAND Flash , 2010, 2010 IEEE Globecom Workshops.
[40] Mahesh Balakrishnan,et al. Extending SSD Lifetimes with Disk-Based Write Caches , 2010, FAST.
[41] Li-Pin Chang,et al. On efficient wear leveling for large-scale flash-memory storage systems , 2007, SAC '07.
[42] Jongmoo Choi,et al. Caching less for better performance: balancing cache size and update cost of flash memory cache in hybrid storage systems , 2012, FAST.
[43] Youngjae Kim,et al. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.
[44] Nanning Zheng,et al. LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives , 2013, FAST.
[45] Anand Sivasubramaniam,et al. Leveraging Value Locality in Optimizing NAND Flash-based SSDs , 2011, FAST.
[46] Osman S. Unsal,et al. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).
[47] Mahmut T. Kandemir,et al. Taking Garbage Collection Overheads Off the Critical Path in SSDs , 2012, Middleware.
[48] Xubin He,et al. Reducing SSD read latency via NAND flash program and erase suspension , 2012, FAST.
[49] Evangelos Eleftheriou,et al. Write amplification analysis in flash-based solid state drives , 2009, SYSTOR '09.