HARP: FORTRAN to silicon [compilation system]
暂无分享,去创建一个
Toshiaki Tanaka | Tsutomu Kobayashi | Osamu Karatsu | O. Karatsu | Tsutomu Kobayashi | Toshiaki Tanaka
[1] Akihiro Hashimoto,et al. Wire routing by optimizing channel assignment within large apertures , 1971, DAC.
[2] Brent E. Nelson,et al. Transforming an Ada Program Unit to Silicon and Verifying Its Behavior in an Ada Environment: A First Experiment , 1984, IEEE Software.
[3] Mitsuyoshi Nagatani,et al. Hierarchical Top-Down Layout Design Method for VLSI Chip , 1982, DAC 1982.
[4] W. Fichtner,et al. The VLSI Design Automation Assistant: From Algorithms to Silicon , 1985, IEEE Design & Test of Computers.
[5] Alice C. Parker,et al. Automated Synthesis of Digital Hardware , 1982, IEEE Transactions on Computers.
[6] H. Kitazawa,et al. An Integrated Design Automation System for VLSI Circuits , 1985, IEEE Design & Test of Computers.
[7] Fadi J. Kurdahi,et al. REAL: A Program for REgister ALlocation , 1987, 24th ACM/IEEE Design Automation Conference.
[8] Nohbyung Park,et al. SEHWA: A Program for Synthesis of Pipelines , 1986, 23rd ACM/IEEE Design Automation Conference.
[9] Bruce D. Shriver,et al. Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.
[10] Jay R. Southard,et al. MacPitts: An Approach to Silicon Compilation , 1983, Computer.
[11] Ikuo Harada,et al. CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Alice C. Parker,et al. Synthesis of Optimal Clocking Schemes , 1985, DAC 1985.
[13] Daniel P. Siewiorek,et al. The Modeling and Synthesis of Bus Systems , 1981, 18th Design Automation Conference.
[14] Mario Barbacci,et al. Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.