MASPINN: novel concepts for a neuroaccelerator for spiking neural networks

We present the basic architecture of a Memory Optimized Accelerator for Spiking Neural Networks. The accelerator architecture exploits two novel concepts for an efficient computation of spiking neural networks: weight caching and a compressed memory organization. These concepts allow a further parallelization in processing and reduce bandwidth requirements on accelerator's components. Therefore, they pave the way to dedicated digital hardware for real-time computation of more complex networks of pulse-coded neurons in the order of 106 neurons. The programmable neuron model which the accelerator is based on is described extensively. This shall encourage a discussion and suggestions on features which would be desirable to add to the current model.

[1]  G. Hartmann,et al.  An artificial neural network accelerator for pulse coded model-neurons , 1995, Proceedings of ICNN'95 - International Conference on Neural Networks.

[2]  Heinrich Klar,et al.  A SIMD/dataflow architecture for a neurocomputer for spike-processing neural networks (NESPINN) , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[3]  Wulfram Gerstner,et al.  Spiking neurons , 1999 .

[4]  Christoph von der Malsburg,et al.  The Correlation Theory of Brain Function , 1994 .

[5]  C. Spengler,et al.  Contour Segmentation with Recurrent Neural Networks of Pulse-Coding Neurons , 1997, CAIP.

[6]  Tim Schönauer,et al.  Digital simulation of spiking neural networks , 1999 .

[7]  P. Dicke,et al.  Feature linking via stimulus-evoked oscillations: experimental results from cat visual cortex and functional implications from a network model , 1989, International 1989 Joint Conference on Neural Networks.

[8]  W. Singer,et al.  Stimulus-specific neuronal oscillations in orientation columns of cat visual cortex. , 1989, Proceedings of the National Academy of Sciences of the United States of America.

[9]  John Wawrzynek,et al.  Silicon Auditory Processors as Computer Peripherals , 1992, NIPS.