Design of CMOS quadratic neural networks

In this work, we introduce an analog implementation technique for a class of quadratic artificial neural networks, in which the intrinsic quadratic characteristic of an MOS transistor in its saturation region has been employed. Test chips implemented in a 1.2 /spl mu/m CMOS technology have shown full functionality as designed and demonstrate circular discriminating surfaces.