Closed-Form Equations for Through-Silicon Via (TSV) Parasitics in 3-D Integrated Circuits (ICs)

Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs)

[1]  Eby G. Friedman,et al.  Electrical modeling and characterization of 3-D vias , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Yehea Ismail,et al.  Analytical Model for the Propagation Delay of Through Silicon Vias , 2008, ISQED 2008.

[3]  S. Spiesshoefer,et al.  IC stacking technology using fine pitch, nanoscale through silicon vias , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[4]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[5]  Shahid Rauf,et al.  Inter-Strata Connection Characteristics and Signal Transmission in Three-Dimensional (3D) Integration Technology , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).