论文信息 - High performance automatic gain control circuit using a S/H peak-detector for ASK receiver

High performance automatic gain control circuit using a S/H peak-detector for ASK receiver

A high performance automatic gain control (AGC) circuit is proposed in this paper. The proposed AGC incorporates a modified sample and hold peak-detector. Circuit operation of this new peak-detector demonstrates superior performance to the conventional one, by keeping and tracking the peak of the input signal at the same time. In addition, the design complexity of the proposed AGC is reduced in both the low pass filter and the demodulator due to the modified peak-detector. Based on simulation results, the complete AGC loop shows very satisfactory circuit operation. Therefore, it is suitable for high performance communication applications such as ASK (amplitude shift keyed) receivers.

I-Hsin Wang | Hwang-Cherng Chow

[1] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .

[2] J. M. Khoury,et al. On the design of constant settling time AGC circuits , 1998 .

[3] F. Balteanu,et al. Charge-pump controlled variable gain amplifier , 1998 .

[4] Mohammed Ismail,et al. Digitally programmable dB-linear CMOS AGC for mixed-signal applications , 1998 .

[5] Asad A. Abidi,et al. A CMOS variable gain amplifier for a wideband wireless receiver , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).