Temperature-aware energy minimization technique through dynamic voltage frequency scaling for embedded systems

In this paper, we study the interdependency between leakage energy and chip temperature on embedded systems. We present a DVFS approach targeted towards a task sequence aimed to minimize total energy dissipation. This approach determines an appropriate execution frequency based on the current temperature, thermal state, and task's characteristics. Our method utilizes the Performance Monitor Unit (PMU) and on-chip temperature sensor to collect the statistics needed for frequency selection. We design an online algorithm to regulate frequency at each switch point. We have implemented the proposed technique in Linux 2.6.29.1 running on an Intel Pentium M750 platform. Our measurements show that we can achieve average 21.6% total energy savings.

[1]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[2]  Gang Qu,et al.  Temperature-Aware Leakage Minimization Technique for Real-Time Systems , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[3]  Frank Kreith,et al.  CRC Handbook of Thermal Engineering , 1999 .

[4]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[5]  Frank Bellosa,et al.  Process cruise control: event-driven clock scaling for dynamic power management , 2002, CASES '02.

[6]  Hiroshi Nakamura,et al.  Dynamic Processor Throttling for Power Efficient Computations , 2004, PACS.

[7]  Gang Qu,et al.  ALT-DVS: Dynamic Voltage Scaling with Awareness of Leakage and Temperature for Real-Time Systems , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[8]  Kevin Skadron,et al.  HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects , 2003 .

[9]  Lei He,et al.  Temperature-Aware Performance and Power Modeling , 2004 .

[10]  Kang G. Shin,et al.  Real-time dynamic voltage scaling for low-power embedded operating systems , 2001, SOSP.

[11]  Diana Marculescu.  On the Use of Microarchitecture-Driven Dynamic Voltage Scaling , 2000 .

[12]  Gang Qu,et al.  Temperature-aware leakage minimization technique for real-time systems , 2006, ICCAD.

[13]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[14]  David Blaauw,et al.  Statistical gate delay model considering multiple input switching , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  Michael S. Hsiao,et al.  A Hardware Architecture for Dynamic Performance and Energy Adaptation , 2002, PACS.

[16]  Massoud Pedram,et al.  Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-Off Based on the Ratio of Off-Chip Access to On-Chip Computation Times , 2004, DATE.

[17]  Tulika Mitra,et al.  Temperature aware task sequencing and voltage scaling , 2008, ICCAD 2008.