A symbolic method to reduce power consumption of circuits containing false paths
暂无分享,去创建一个
[1] S. Yang,et al. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .
[2] Sharad Malik,et al. Technology Mapping for Low Power , 1993, 30th ACM/IEEE Design Automation Conference.
[3] Enrico Macii,et al. Timing analysis of combinational circuits using ADDs , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[4] Chi-Ying Tsui,et al. Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.
[5] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[6] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[7] R. I. Bahar,et al. Algebraic decision diagrams and their applications , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[8] Robert K. Brayton,et al. Circuit structure relations to redundancy and delay: the KMS algorithm revisited , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[9] Hugo De Man,et al. Low-power driven technology mapping under timing constraints , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[10] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[11] Farid N. Najm,et al. Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.