A 12-mW Fully Integrated Low-IF dual-band GPS Receiver on 0.13-μm CMOS

This paper presents the design of a dual-band L1/L2 global positioning system (GPS) receiver. A low-IF architecture was used for dual-band operation with analog on-chip image rejection. The receiver is composed of dual-band LNAs and down-conversion mixers, a complex variable-gain channel select filter, analog AGC loop, and a 2-bit analog-to-digital converter. The receiver is to be integrated with a phase-locked-loop synthesizer designed in another work (Elesseily and Sharaf, 2006), The digital tracking correlator of the receiver is designed and implemented on FPGA. The acquistion part of the digital receiver is still under development using embedded software. The digital correlator showed successful operation with a signal of -30dB SNR at the A/D output. Designed in a 0.13 μm CMOS technology, the receiver exhibits maximum gain of 112 and 115 dB, noise figures of 4.3 dB and 3.6 dB, and input compression points of -75 dBm and -78 dBm for L1 and L2 bands, respectively. The complex variable-gain channel select filter provides image rejection better than 25 dB and gain control range over 60 dB. The receiver consumes 12 mW from a 1.2-V supply.

[1]  S.H.K. Embabi,et al.  A highly integrated GPS receiver for cellular handset , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[2]  M. del Mar Hershenson,et al.  A 115-mW, 0.5-/spl mu/m CMOS GPS receiver with wide dynamic-range active filters , 1998 .

[3]  Michele Vaiana,et al.  23mm/sup 2/ single-chip 0.18/spl mu/m CMOS GPS receiver with 28mW-4.1 mm/sup 2/ radio and CPU/DSP/RAM/ROM , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[4]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[5]  Andrea Baschirotto,et al.  A 35-mW 3.6-mm/spl 2/ fully integrated 0.18-μm CMOS GPS radio , 2003 .

[6]  Kwyro Lee,et al.  A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005 .

[7]  T. Krishnaswamy,et al.  A 90nm CMOS single-chip GPS receiver with 5dBm out-of-band IIP3 2.0dB NF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Mohammad Nariman,et al.  A fully integrated low-IF CMOS GPS radio with on-chip analog image rejection , 2002, IEEE J. Solid State Circuits.

[9]  T. Kadoyama,et al.  A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[10]  M. Steyaert,et al.  A fully-integrated GPS receiver front-end with 40 mW power consumption , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  K.M. Sharaf,et al.  A Crystal-Tolerant Fully Integrated Frequency Synthesizer For GPS Receivers: System Perspective , 2006, 2006 International Conference on Microelectronics.

[12]  Hirad Samavati,et al.  A 115-mW, 0.5-μm CMOS GPS receiver with wide dynamic-range active filters , 1998, IEEE J. Solid State Circuits.

[13]  K. Martin,et al.  Complex signal processing is not-complex , 2003, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[14]  Mark Miles Cloutier,et al.  A 4-dB NF GPS receiver front-end with AGC and 2-b A/D , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[15]  Kwyro Lee,et al.  A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005, IEEE J. Solid State Circuits.