A Physically-Based Compact Model for LDMOS Transistors

This paper presents a physically based model for LDMOS transistors. The model advances the state-of-the-art by using a formulation applicable across a wide voltage range, by accounting for the distributed parasitic metal effects, and by properly modeling the bias dependence of parasitic capacitances. The model is implemented in Motorola’s internal simulator MCSPICE.