Dynamically reconfigurable power efficient security for Internet of Things devices

Internet of Things (IoT) is rapidly gaining ground as one of the most important technologies of our time with security being one of it's biggest challenges. Two designs are proposed within this paper to tackle the IOT security problem. The first design is a power adaptive encryption solution that adapts to the available power budget by selecting one of four encryption algorithms: AES-256, AES-192, AES-128, or DES. This allows the data to be secured even under a strict power budget, which was not applicable using conventional designs. The second design implements NDES without using any more resources than those conventionally used by single DES. This provides an average decrease in resource utilization by 54% and a decrease of 63% in the power consumption in 3DES configuration. Both designs use Dynamic Partial Reconfiguration (DPR) technology to allow the switching between the configurations using minimal area and power consumption. The proposed designs were implemented on a ZedBoard development board after being synthesized using Xilinx Vivado 2015.2.

[1]  Kizheppatt Vipin,et al.  ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq , 2014, IEEE Embedded Systems Letters.

[2]  Antonio Iera,et al.  The Internet of Things: A survey , 2010, Comput. Networks.

[3]  Hassan Mostafa,et al.  ASIC-oriented comparative review of hardware security algorithms for internet of things applications , 2016, 2016 28th International Conference on Microelectronics (ICM).

[4]  Wu He,et al.  Internet of Things in Industries: A Survey , 2014, IEEE Transactions on Industrial Informatics.

[5]  Srivaths Ravi,et al.  A study of the energy consumption characteristics of cryptographic algorithms and security protocols , 2006, IEEE Transactions on Mobile Computing.

[6]  Gurpreet Singh,et al.  A Study of Encryption Algorithms (RSA, DES, 3DES and AES) for Information Security , 2013, International Journal of Computer Applications.

[7]  Hassan Mostafa,et al.  Design guidelines for the high-speed dynamic partial reconfiguration based software defined radio implementations on Xilinx Zynq FPGA , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).