The problem of scale has left the Evolvable Hardware (EHW) community wondering about the viability of this approach as an alternative design methodology for large and practical circuits. Despite the move from conventional direct mapped techniques to developmental approaches, so far only small circuits have been evolved. This paper shows that, by partitioning a digital circuit and making use of a developmental approach, namely the Developmental Cartesian Genetic Programming (DCGP) technique, it is possible to evolve large circuits. The advantages of this approach with respect to evolution time, area overhead and fault tolerance are highlighted for different adder and multiplier circuits and the ISCAS¿89-benchmark circuit rd84. This concept can be easily extended to any combinational circuit, thus proving that this is a viable solution towards evolving large and complex circuits.
[1]
Jim Torresen,et al.
Evolving Multiplier Circuits by Training Set and Training Vector Partitioning
,
2003,
ICES.
[2]
Peter J. Bentley,et al.
Towards development in evolvable hardware
,
2002,
Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.
[3]
Julian Francis Miller,et al.
Scalability problems of digital circuit evolution evolvability and efficient designs
,
2000,
Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.
[4]
Julian Francis Miller,et al.
A Developmental Method for Growing Graphs and Circuits
,
2003,
ICES.
[5]
Risto Miikkulainen,et al.
A Taxonomy for Artificial Embryogeny
,
2003,
Artificial Life.
[6]
Gunnar Tufte,et al.
Shrinking the Genotype: L-systems for EHW?
,
2001,
ICES.