Majority Logic Synthesis

The majority function $\langle xyz\rangle$ evaluates to true, if at least two of its Boolean inputs evaluate to true. The majority function has frequently been studied as a central primitive in logic synthesis applications for many decades. Knuth refers to the majority function in the last volume of his seminal The Art of Computer Programming as “probably the most important ternary operation in the entire universe.” Majority logic sythesis has recently regained signficant interest in the design automation community due to nanoemerging technologies which operate based on the majority function. In addition, majority logic synthesis has successfully been employed in CMOS-based applications such as standard cell or FPGA mapping. This tutorial gives a broad introduction into the field of majority logic synthesis. It will review fundamental results and describe recent contributions from theory, practice, and applications.

[1]  Mathias Soeken,et al.  Mapping Monotone Boolean Functions into Majority , 2019, IEEE Transactions on Computers.

[2]  Vladimir V. Podolskii,et al.  Computing Majority by Constant Depth Majority Circuits with Low Fan-in Gates , 2016, Theory of Computing Systems.

[3]  Rudy Lauwereins,et al.  Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[4]  Romain Péchoux,et al.  Comparing the efficiency of normal form systems to represent Boolean functions , 2017 .

[5]  Mathias Soeken,et al.  Exact Synthesis of Majority-Inverter Graphs and Its Applications , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Giovanni De Micheli,et al.  Majority-Inverter Graph: A New Paradigm for Logic Optimization , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Mansoor Alam,et al.  Synthesis of Majority/Minority Logic Networks , 2015, IEEE Transactions on Nanotechnology.

[8]  Mayler G. A. Martins,et al.  Majority-based logic synthesis for nanometric technologies , 2014, 14th IEEE International Conference on Nanotechnology.

[9]  Peng Wang,et al.  Majority logic gate synthesis approaches for post-CMOS logic circuits: A review , 2014, IEEE International Conference on Electro/Information Technology.

[10]  Giovanni De Micheli,et al.  Majority-Inverter Graph: A novel data-structure and algorithms for efficient logic optimization , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  Michael Frank,et al.  Twenty-Five Comparators Is Optimal When Sorting Nine Inputs (and Twenty-Nine for Ten) , 2014, 2014 IEEE 26th International Conference on Tools with Artificial Intelligence.

[12]  I. Young,et al.  Automotion of domain walls for spintronic interconnects , 2013, 1311.3385.

[13]  Keivan Navi,et al.  Multi-output majority gate-based design optimization by using evolutionary algorithm , 2013, Swarm Evol. Comput..

[14]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[15]  Tahir Ghani,et al.  Nanomagnetic circuits with spin torque majority gates , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[16]  T. Ghani,et al.  Proposal of a Spin Torque Majority Gate Logic , 2010, IEEE Electron Device Letters.

[17]  Wolfgang Porod,et al.  Device and Architecture Outlook for Beyond CMOS Switches , 2010, Proceedings of the IEEE.

[18]  Robert K. Brayton,et al.  ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.

[19]  Yun Shang,et al.  An Optimized Majority Logic Synthesis Methodology for Quantum-Dot Cellular Automata , 2010, IEEE Transactions on Nanotechnology.

[20]  Suresh Rai,et al.  Majority Gate Based Design for Combinational Quantum Cellular Automata (QCA) Circuits , 2008, 2008 40th Southeastern Symposium on System Theory (SSST).

[21]  Rui Zhang,et al.  Majority and Minority Network Synthesis With Application to QCA-, SET-, and TPL-Based Nanotechnologies , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  K. Navi,et al.  Logic Optimization for Majority Gate-Based Nanoelectronic Circuits Based on Genetic Algorithm , 2007, 2007 International Conference on Electrical Engineering.

[23]  Miguel Couceiro,et al.  Composition of Post classes and normal forms of Boolean functions , 2006, Discret. Math..

[24]  Qishan Zhang,et al.  Logic optimization for majority gate-based nanoelectronic circuits , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[25]  Rui Zhang,et al.  Synthesis of majority and minority networks and its applications to QCA, TPL and SET based nanotechnologies , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[26]  G.A. Jullien,et al.  A method of majority logic reduction for quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[27]  G. Jullien,et al.  Circuit design based on majority gates for applications with quantum-dot cellular automata , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[28]  Malay K. Ganai,et al.  Robust Boolean reasoning for equivalence checking and functional property verification , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  M. Ciesielski,et al.  BDS: a BDD-based logic optimization system , 2000, Proceedings 37th Design Automation Conference.

[30]  Wolfgang Porod,et al.  Quantum-Dot Cellular Automata: Line and Majority Logic Gate , 1999 .

[31]  Snider,et al.  Digital logic gate using quantum-Dot cellular automata , 1999, Science.

[32]  Tsutomu Sasao,et al.  Switching Theory for Logic Synthesis , 1999, Springer US.

[33]  Berger Emission of spin waves by a magnetic multilayer traversed by a current. , 1996, Physical review. B, Condensed matter.

[34]  K. Maezawa,et al.  InP-based high-performance monostable-bistable transition logic elements (MOBILEs) using integrated multiple-input resonant-tunneling devices , 1996, IEEE Electron Device Letters.

[35]  Uri Zwick,et al.  Selecting the median , 1995, SODA '95.

[36]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[37]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[38]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[39]  Samson Abramsky,et al.  Domain Theory in Logical Form , 1991, LICS.

[40]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[41]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[42]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[43]  R. Rudell,et al.  Multiple-Valued Logic Minimization for PLA Synthesis , 1986 .

[44]  Hans-Jürgen Bandelt,et al.  Median algebras , 1983, Discret. Math..

[45]  Ronald C. de Vries,et al.  Minimal Sets of Distinct Literals for a Logically Passive Function , 1971, JACM.

[46]  Garrett Birkhoff,et al.  Trends in Lattice Theory , 1970 .

[47]  Donald Ervin Knuth,et al.  The Art of Computer Programming , 1968 .

[48]  Edward M. Riseman,et al.  A Realization Algorithm Using Three-Input Majority Elements , 1967, IEEE Trans. Electron. Comput..

[49]  Otakar A. Horna,et al.  A Geometric Synthesis Method of Three-Input Majority Logic Networks , 1965, IEEE Trans. Electron. Comput..

[50]  Robert O. Winder,et al.  Majority Gate Networks , 1964, IEEE Trans. Electron. Comput..

[51]  Leo Hellerman,et al.  A Catalog of Three-Variable Or-Invert and And-Invert Logical Circuits , 1963, IEEE Trans. Electron. Comput..

[52]  Sheldon B. Akers,et al.  Synthesis of combinational logic using three-input majority gates , 1962, SWCT.

[53]  H. S. Miller,et al.  Majority-Logic Synthesis by Geometric Methods , 1962, IRE Trans. Electron. Comput..

[54]  Sheldon B. Akers,et al.  A Truth Table Method for the Synthesis of Combinational Logic , 1961, IRE Trans. Electron. Comput..

[55]  Robert O. Winder,et al.  More about threshold logic , 1961, SWCT.

[56]  Calvin C. Elgot,et al.  Truth functions realizable by single threshold organs , 1961, SWCT.

[57]  Richard Lindaman,et al.  A Theorem for Deriving Majority-Logic Networks Within an Augmented Boolean Algebra , 1960, IRE Trans. Electron. Comput..

[58]  R. L. Wigington A New Concept in Computing , 1959, Proceedings of the IRE.

[59]  G. Birkhoff,et al.  A ternary operation in distributive lattices , 1947 .

[60]  E. Żyliński Some remarks concerning the theory of deduction , 1925 .