Ultra-low power delta sampling SAR ADC for sensing applications

This paper presents a novel successive approximation register analog-to-digital converter (SAR ADC) with delta sampling for low power sensing applications. By reducing the binary search range, the proposed SAR ADC is able to consume much lower power than the conventional SAR ADC. The proposed SAR ADC is designed using the 0.18-μm CMOS technology. When applied to neural signal acquisition, with a 1-V supply voltage, the proposed ADC consumes merely 212-nW of power while achieving 7.4 effective number of bits (ENOB). When compared against the conventional SAR ADC, the proposed SAR ADC achieved an impressive 83% in power saving.

[1]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[2]  Refet Firat Yazicioglu,et al.  A 30 $\mu$ W Analog Signal Processor ASIC for Portable Biopotential Signal Monitoring , 2011, IEEE Journal of Solid-State Circuits.

[3]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Sameer R. Sonkusale,et al.  An Adaptive Resolution Asynchronous ADC Architecture for Data Compression in Energy Constrained Sensing Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.