Gate Leakage Effects on Yield and Design Considerations of PD/SOI SRAM Designs

We present a critical study of the impact of gate tunneling currents on the yield of a 65nm PD/SOI SRAM cell. Gate-leakage tunneling currents are obtained from hardware measurements. It is shown that the gate-leakage impact on the cell yield can be non-monotonic, and is appreciable even for non-defective devices. It is also shown that further design optimizations such as the operating voltage or bitline loading can help alleviate the gate-leakage impact on yield. Mixture importance sampling is used to estimate yield, and threshold voltage variations to model random fluctuation effects are extrapolated from hardware

[1]  Ching-Te Chuang,et al.  Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[2]  Sani R. Nassif.  Design for Variability in DSM Technologies , 2000 .

[3]  Jack C. Lee,et al.  Modeling and characterization of gate oxide reliability , 1988 .

[4]  Rouwaida Kanj,et al.  Statistical Exploration of the Dual Supply Voltage Space of a 65nm PD/SOI CMOS SRAM Cell , 2006, 2006 European Solid-State Device Research Conference.

[5]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[6]  D. Plass,et al.  A 5.6GHz 64kB Dual-Read Data Cache for the POWER6TM Processor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).