论文信息 - Formal Verification of Transmission Window Timing for the Time-Triggered Architecture - 字舞流文

Formal Verification of Transmission Window Timing for the Time-Triggered Architecture

We formally verify the parameters on the timing of message windows in transmitters, receivers, and bus guardians for the Time-Triggered Architecture.

[1] P. M. Melliar-Smith,et al. Synchronizing clocks in the presence of faults , 1985, JACM.

[2] John M. Rushby,et al. Systematic Formal Verification for Fault-Tolerant Time-Triggered Algorithms , 1999, IEEE Trans. Software Eng..

[3] John Rushby,et al. User guide for the pvs specification and verification system (beta release) , 1991 .

[4] H. Pfeifer,et al. Formal verification for time-triggered clock synchronization , 1999, Dependable Computing for Critical Applications 7.

[5] J. Rushby,et al. Formal verification of algorithms for critical systems , 1991, SIGSOFT '91.